

AD-A102 841

GENERAL ELECTRIC CO PITTSFIELD MA ORDNANCE SYSTEMS  
ELECTRICAL CHARACTERIZATION AND SPECIFICATION OF PERIPHERAL DRI--ETC(U)

F/6 9/5

MAY 81 J S KULPINSKI, T HACK, T SIMONSEN


F30602-80-C-0057

RADC-TR-81-72

NL

UNCLASSIFIED

1 of 2  
AF  
AMZ:AT



AD A102841

RADC-TR-81-72  
Final Technical Report  
May 1981

LEVEL II

12



# ELECTRICAL CHARACTERIZATION AND SPECIFICATION OF PERIPHERAL DRIVERS, CORE DRIVERS AND MULTIPLYING DACs

General Electric Ordnance Systems

John S. Kulpinski, et al

DTIC  
ELECTE  
S D  
AUG 14 1981  
E

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

DTIC FILE COPY


ROME AIR DEVELOPMENT CENTER  
Air Force Systems Command  
Griffiss Air Force Base, New York 13441

818 14055

This report has been reviewed by the RADC Public Affairs Office (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.


RADC-TR-81-72 has been reviewed and is approved for publication.

APPROVED:



THOMAS L. DELLECAVE  
Project Engineer

APPROVED:



DAVID C. LUKE, Colonel, USAF  
Chief, Reliability & Compatibility Division

FOR THE COMMANDER:



JOHN P. HUSS  
Acting Chief, Plans Office

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (RBRA) Griffiss AFB NY 13441. This will assist us in maintaining a current mailing list.

Do not return this copy. Retain or destroy.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

1 / REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1 REPORT NUMBER RADCR-TR-81-72	2 GOVT ACCESSION NO. <i>AD-A102 842</i>	3 RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) ELECTRICAL CHARACTERIZATION AND SPECIFICATION OF PERIPHERAL DRIVERS, CORE DRIVERS AND MULTIPLYING DACS.	5. TYPE OF REPORT & PERIOD COVERED Final Technical Report. Jan 80 - Jan 81	
7 AUTHOR(s) John S. Kulpinski, et al.	6. PERFORMING ORG REPORT NUMBER N/A	
9. PERFORMING ORGANIZATION NAME AND ADDRESS General Electric Ordnance Systems Electro-Systems Division Pittsfield MA 01201	10. PROGRAM ELEMENT PROJECT TASK AREA & WORK UNIT NUMBERS 62702F 23380186	
11. CONTROLLING OFFICE NAME AND ADDRESS Rome Air Development Center (RBRA) Griffiss AFB NY 13441	12. REPORT DATE May 1981	
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) Same	13. NUMBER OF PAGES 120	
15. SECURITY CLASS. OF THIS REPORT UNCLASSIFIED		
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.		
17. DISTRIBUTION STATEMENT (of the abstract ente John S. /Kulpinski Thomas /Hack Theodore /Simonsen Larry /Deluca John /Dunn Same		
18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas L. DeLeece (RBRA)		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Reliability Interface Microcircuit Characterization		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) This report covers the work performed by General Electric Ordnance Systems Division pertaining to the electrical characterization and specification of interface types of microcircuits. The period of report is January 1980 to January 1981. The main thrust of this electrical characterization effort was directed at high military usage peripheral and core drivers and multiplying CMOS digital to analog converters. The		

DD FORM 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED  
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

following device types were evaluated:

Peripheral Drivers - 55450 and 55460 family,

Core Drivers - 55325/6/7, and

Multiplying CMOS DACs - 7520 family.

Data obtained during device characterization is published in handbook form and is available under separate cover from this document. However, samples of data sheets, histograms and plots are included in this report.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

PREFACE

This report was prepared by General Electric Ordnance Systems, 100 Plastics Avenue, Pittsfield, Massachusetts, for Rome Air Development Center, Griffiss Air Force Base, Rome, New York, under contract F30602-80-C-0057. It covers the period from January 1980 to January 1981.

The work on this project was performed by the Electronic Circuits Engineering Operation of Ordnance Systems. Project responsibility was held by Mr. John Kulpinski of Circuit Design Engineering. Key individuals who made significant contributions to this work effort were Messrs. Thomas Hack and Theodore Simonsen of Circuit Design Engineering and Messrs. Larry Deluca, John Dunn, Robert Mossman and Jamie Schwehr of Circuit Test Engineering.

Mr. Thomas Dellecave, RBRA, is the Project Engineer at RADC for this contract.

Accession For	
NTIS GRAFI	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unnumbered	<input type="checkbox"/>
Justification	
By	
Distribution	
Available to Other	
Avail. to Author	
Distr	Approved
A	

ELECTRICAL CHARACTERIZATION AND SPECIFICATION OF  
PERIPHERAL DRIVERS, CORE DRIVERS, AND MULTIPLYING DACs

List of Sections

SECTION	TITLE	PAGE NUMBER
I.	INTRODUCTION	I-i
II.	AUTOMATIC TEST DEVELOPMENT	II-i
III.	CHARACTERIZATION OF PERIPHERAL DRIVERS MIL-M-38510/129	III-i
IV.	CHARACTERIZATION OF CORE DRIVERS, MIL-M-38510/130	IV-i
V.	CHARACTERIZATION OF CMOS MDACs, MIL-M-38510/127	V-i

SECTION I  
INTRODUCTION

TABLE OF CONTENTS

	Page
Objectives	I- 1
Scope of Applied Effort	I- 2
Background	I- 2
Development of Slash Sheets	I- 3
Characterization Data	I- 4
Formal Meetings Attended	I- 4

## SECTION I

### INTRODUCTION

#### Objectives

The overall objective of this work effort is to characterize and specify MIL-M-38510 ("General Specification for Microcircuits") detailed slash sheets.

Generally, "characterization" of a device type includes several related tasks:

- o Assessment of test parameters, limits, and test conditions.
- o Development of test procedures and test circuits compatible with automatic test systems.
- o Analysis of limits and verification of test circuits via sample device testing and data evaluation.
- o Assessment of device performance, identification of anomalies.
- o Generation and verification of detailed burn-in life test circuits

Concurrent with characterization, detailed MIL-M-38510 slash sheet development includes:

- o Formulation of Table I, Electrical Performance Characteristics selection of test parameters required by military users and determination of test conditions and limits, compatible with automatic test methods and with device yield.
- o Formulation of Table II, Electrical Test Requirements; Table III, Group A Inspection; Table IV, Group C End Point Electrical parameters.
- o Design of static and dynamic test circuits, terminal connection diagrams, steady-state power and reverse bias burn-in circuits, accelerated burn-in and life test circuits.

All of the above activity is either guided by or reviewed by the manufacturers of the devices involved, and by Rome Air Development Center (RADC).

All of the characterization and specification effort performed is based upon the fundamental objectives of the JAN 38510 program - namely quality, reliability, interchangeability, and standardization.

### Scope of Applied Effort

The specific tasks included in this effort are the characterization and specification of the following generic device types:

- o Peripheral Drivers
- o Core Drivers
- o Multiplying DACs

Originally, sense amplifiers and line drivers were also planned for characterization. Lack of vendor interest and support plus discontinued production by one vendor, led to cancellation of that effort and addition of the multiplying DAC effort.

### Background

General Electric Ordnance Systems, one of 166 operating product departments of the General Electric Company, develops and produces precision electromechanical and electronic military systems. Current activities include development, design and production of fire control and guidance systems for the Navy's TRIDENT Fleet Ballistic Missile program, the MK 73 Gun and Guided Missile Director (TARTAR), the MK 80 Director (AEGIS), the PHALANX close-in weapon system, MK 45 Gun Mounts, turret drive and stabilization systems for the Army's Infantry Fighting Vehicle, advanced torpedo propulsion, and jet engine controls.

As users of microcircuits for military systems, Ordnance Systems has also performed electrical characterization of certain linear, digital, and interface microcircuits for MIL-M-38510 specification under previous contracts to Rome Air Development Center. These specification activities date back to 1971 and include seventeen separate contracts.

General Electric began this current effort in MIL-M-38510 microcircuits on January of 1980, having previously completed similar characterization and specification contracts in 1976 - 1979. Philosophies for establishing parameters, limits, and test circuits for conventional devices like op amps, comparators, logic devices and data converters were developed and coordinated with RADC, DESC, and the device manufacturers.

This current effort extended past efforts to a new class of devices, peripheral drivers and memory core drivers, and thus established important groundwork in the development of automatic tests and specifications for high-speed, high-voltage/current logic drivers.

Currently there are approximately thirty completed and in-process linear/interface slash sheets in the MIL-M-38510 program. Six slash sheets are devoted to op amps including the bipolar "standards", followers, BIFETs, quads, high-slew-rate, and lo-power and lo-noise BIFETs. Comparators, transistor arrays, and precision timers are contained in four slash sheets, as are CMOS and JFET analog switches. Voltage regulators are specified in six

separate slash sheets, and precision voltage reference in two others. Three slash sheets are devoted to D/A converters, and one each to A/D converters, sample/hold circuits, peripheral drivers, memory core drivers, and line drivers and line receivers.

#### Development of Slash Sheets

A procedure for developing new slash sheets to MIL-M-38510 has evolved through negotiations among all concerned parties. Device selection is influenced by user needs, which is determined from the marketplace and from organized committees, such as the Military Parts Control Group (MPCAG) at DESC, the G12 Solid State EIA Device Committee, and the Microelectronics Project Group of the Electronics Systems Committee of AIA. These recommendations are balanced with manufacturer recommendations obtained via the JC-41 Committee on Linear Microcircuits. Devices of recent vintage, having high usage, multiple application potential in military systems, proven performance, and two or more sources are given priority. Single-sourced devices are acceptable, especially for hybrid devices, although multiple sources are preferred. Availability of devices, and expressed manufacturer interest in supporting slash sheet development are additional important considerations. Manufacturers typically recommend devices for slash sheet action in JC-41 Committees, and then chair a JC-41 Subcommittee for preparation of slash sheet parameters, limits, and test circuits.

The industry data sheet forms the basis for the military specification parameters and limits. Typically, such data sheets do not specify all of the necessary parameters over the military temperature range and over the common mode voltage range. The JC-41 Subcommittee, or the device manufacturer, usually prepares a proposed spec which contains more information than the industry data sheet. Conflicting items are negotiated in committees or via direct contact with manufacturers.

Data provides another base for determining parameters and limits. Devices for test are purchased from distributors and are also obtained from manufacturers via RADC request. Test circuits, compatible with automatic test systems, are developed. The devices are tested on a Tektronix S3263 Automatic Test System at GE Ordnance Systems Electronic Test Center. Data obtained at -55°C, +25°C, and +125°C ambient is correlated to bench or vendor test data, analyzed, reduced and documented in data handbooks. Recommended limits are compared to the statistical sample data; parameter limits which are grossly inconsistent with the data are readily identified.

Specification additions, changes, and alternate approaches are discussed at the committee level. Device anomalies are identified in lab bench tests. Failure modes are also identified. User caution notes are added to the specification if it is deemed appropriate.

Burn-in circuits are usually recommended by the manufacturer and evaluated by RADC and/or GEOS on the available test samples. An objective is to minimize the number of external components while stressing the device near its limits.

Rough draft copies of the final slash sheet are prepared at GEOS and are forwarded to RADC for review. DESC distributes copies of this spec to manufacturers and users for final comments. Following assessment of the comments by all concerned parties, DESC prepares and issues the slash sheet.

#### Characterization Data

Data obtained during device characterization is usually published in handbook form separate from this document. Samples of the data sheets, histograms, and plots, are included in this report. The following data handbooks were published during this contract effort:

Characterization Data for MIL-M-38510/129, Peripheral Drivers  
(Commercial Types 55450 - 454, 55460 - 464) Jan 81

Characterization Data for MIL-M-38510/127, CMOS Multiplying DACs  
(Commercial Types 7520, 7521, 7523, 7541) Jan 81

#### Formal Meetings Attended (GE internal meetings not included)

JC-41 Committee on Linear ICs  
Feb. 5, 6, 1980 - Phoenix, AZ  
June 10, 11, 1980 - Washington, DC  
Oct. 7, 8, 1980 - Burlington, MA

#### RAB/C/GE Meetings

Jan. 25, 1980	Contract Plans	Pittsfield, MA
Mar. 4, 1980	Contract Status & Plans	Rome, NY
Aug. 13, 1980		

SECTION II

AUTOMATIC TEST DEVELOPMENT

TABLE OF CONTENTS

2.1	Introduction . . . . .	Page	II-1
2.2	Tektronix S3270 Test System Features . . . . .		II-1
2.3	Tektronix System Accuracies . . . . .		II-2
2.4	Correlation . . . . .		II-3
2.5	Data Reduction . . . . .		II-4

## SECTION II AUTOMATIC TEST DEVELOPMENT

### 2.1 Introduction

The Interface Microcircuits & linear characterization efforts required the accumulation and subsequent reduction of vast amounts of test data. For both of these tasks, GE made extensive use of a Tektronix S-3270 test system and a Tektronix software development system. This section will describe the test system and the general approach to expanding its capabilities. A few displays of raw and of reduced data, which have been developed for the device evaluations, will also be shown. Although several of the data displays are somewhat standardized, many of the linear device types required the development of unique data displays in order to effectively illustrate device performance in an easily digestible form.

### 2.2 Tektronix S-3270 Test System Features

The test system is fully equipped to provide a state-of-the-art engineering tool for device characterization. The CP1162 System Controller has the Date/Time Option that gives the ability to store date and time information in the directory and data files. System peripherals include a 4014 Graphics Display Terminal, two CP110 Disk Drives, a CP220 Reader/Punch, and LA180 Decprinter I and a 4631 Hard Copy Unit.

For voltage and current measurement and device stimulation, the system contains:

1394 Test Station, which contains many test functions and all electronics to interface the device under test (DUT) to the system.

2943/44 Clock Generators, which provide 10 driving and 4 comparing programmable phases.

Option 204 Waveform Digitizer, which provides the capability of converting 1000 points on a waveform to 10-bit digital values.

Once the waveform is thus stored in memory, software can be used to determine such things as rise time, overshoot, settling time, etc.

Six programmable voltage sources.

Two programmable current sources.

Temptronix 450A Temperature Chamber, which allows programmable DUT temperatures from -60 deg C to + 160 deg C.

IEEE Bus Interface Card, which allows the addition of IEEE 488 compatible equipment to the system.

With these hardware components, the test system has the following features:

Accommodates up to 128 active pins (64 input, 64 output)  
Functional testing at 20 MHz; force, compare, mask and store at 20 MHz

DC Tests: Differential voltage measurements; force V, measure I; force I, measure V

Dynamic Testing: Repetitive and one-shot time measurements; functional preconditioning

GO/NO-GO and analytical test capability

On-line interactive program development

Digital waveform analysis (1 sample/picosecond)

DUT environmental control (-60 deg C to 160 deg C)

Data logging and reduction. Computer graphics display

### 2.3 Tektronix System Accuracy

The linear test programs were developed to utilize the internal Tektronix measurement/stimulus hardware as much as possible. However, for many measurements, the Tektronix system could not provide the required accuracy. In these cases, more accurate external equipment was utilized via the IEEE 488 Bus. Two disadvantages in using external equipment are:

- 1) additional core is required to store the 488 bus control routines and,
- 2) execution time for external functions is significantly longer than time to execute internal Tektronix functions.

Table 2.1 lists instruments which are available for use with the S-3260/70.

Table 2.1 IEEE-488 Interfaced Instruments.

Manufacturer	Model	Description
Fluke	8502A	Precision Digital Multimeter
Hewlett Packard	3455A	Precision Digital Voltmeter
Hewlett Packard	4262A	LCR Meter
Hewlett Packard	5328A	Universal Counter
Fluke	5100A	Calibrator
Kepco	488-122	Power Supply Programmer
ICS Electronics	4880	Instrument Coupler
Hewlett Packard	2240A	Measurement and Control Processor
North Atlantic	225	Phase Angle Voltmeter

Figures 2-1 through 2-13 illustrate the accuracies of the internal Tektronix measurement and stimulus functions. Also, for certain internal functions, the accuracy of the external equipment that provides the same function, is displayed for comparison.

On many occasions, neither the internal Tektronix equipment nor the external equipment had sufficient accuracy, or response time. These cases required test adapter circuitry to interface the device under test (DUT) to the test equipment. These cases will be described in the appropriate chapters covering the individual linear device types.

#### 2.4 Correlation

Testing linear devices on the Tektronix system has required the implementation of many new test techniques. Each new technique, whether in the form of adapter circuitry or software, must be verified as accurate. In general, the first step of verification was to determine that the technique is designed to provide a measurement that is at least 10 to 1 times more accurate than the tolerance of the parameters. For instance a parameter of 5.0 volts plus or minus 10% must be measured by a meter that is at least accurate to plus or minus 1% when measuring 5.0 volts.

Verification of accuracy also included comparison of data taken by the new technique to data taken by an alternate method - usually on a bench circuit. When data from the two techniques did not agree, an analysis of error contributions was performed and corrections made if it was felt that the error was significant.

Correlation of Tektronix test data for peripheral driver devices to bench data uncovered some discrepancies. One discrepancy involved the inaccurate specification of worst case test conditions for output switching times. Correlation uncovered the discrepancy and led to recommended changes to the slash sheet.

## 2.5 Data Reduction

The presentation of test results is extremely important in any characterization effort. Raw data printouts are required for record, but are usually not organized in a manner that enables one to scan them to assess general parameter trends.

### Data Tables

For the linear devices, the first step in data reduction was organizing raw data into tables. Figure 2-14 and 2-15 illustrate two variations of data tables. Figure 2-14 illustrates data taken from multiplying D/A devices. Figure 2-15 is the form of table used for the Peripheral Driver devices. The left hand entries indicate the test parameters and test conditions. In Figure 2-14 the data from a particular device is entered in the column beneath the temperature at which the data was taken. In Figure 2-15, the data taken for five devices at a particular temperature, is entered in columns. Note that in both figures the low test specification limit for each parameter is on the left of the device data and the high specification limit is on the right hand side of the data. This enables the reader to more easily determine if a measurement on a device lies mathematically between the specification limits.

### Data Summaries, Line Graphs

Data tables, for the multiplying D/A with its large number of data points are too voluminous for a reader to mentally reduce and detect trends. Therefore the large quantities of data must also be presented in a summarized form.

Figure 2-16 is a plot of linearity error (in LSBs) for all codes between 0 and 800. The plot is one of five sheets developed for each 7520 multiplying D/A device. The linearity plots were very instrumental in verifying the effectiveness of an abbreviated linearity test for 7520 multiplying D/A devices. Although two separate sheets were required for each device under each set of operating conditions, one set of sheets allows one to quickly assess qualitatively, the linearity error of 1024 codes.

### Histograms

Tektronix software included a basic histogram routine which was modified by GE to provide the variations shown in Figures 2-17 and 2-18. Figure 2-18 has grouped thirty devices according to hFE. The histogram differs from the basic Tektronix histogram in that the bars are filled in and are separated by a narrow non-darkened region. Figure 2-18, another histogram variation, groups the codes from a single multiplying D/A device, according to the magnitude of each code's error. This type of plot is very useful in comparing general linearity error characteristics of one device to another.




Figure 2-1. 33260/70 - Single Ended Voltage Accuracies




Figure 2-2. 33260/70 - Differential Voltage Accuracies




Figure 2-3a. S3260/70 - Diff. Meas. vs. Fluke 8502 DVM Accuracies

FLUKE DMM 8502A				
Range	Full Scale	Accuracies	Resolution	Settling Time
100mV	31.2mV	0.005% of Reading +30uV	1uV	2mS
1V	2.5V	0.004% of Reading +90uV	1uV	2mS
10V	20V	0.002% of Reading +900uV	10uV	2mS
100V	160V	0.004% of Reading +9000uV	100uV	2mS

TEKTRONIX S3260/70 DIFF. VOLTAGE MEASUREMENTS				
Range	Full Scale	Accuracies	Resolution	Settling Time
100mV	182.2mV	+/-0.15% of Reading +10uV	0.05uV	4mS
1V	1.822V	+/-0.1% of Reading +20uV	0.5uV	.6mS
10V	18.22V	+/-0.1% of Reading +200uV	5uV	.6mS
100V	182.2V	+/-0.3% of Reading +2000uV	50uV	1.2mS

Figure 2-3b. S3260/70 - 8502 DVM Specification Comparison




Figure 2-4. S3260/70 - Current Measurement Accuracies




Figure 2-5. S3260/70 - Current Measurement Accuracies (Cont'd.)




Figure 2-6. S3260/70 - Time Measurement Accuracies




Figure 2-7. S3260/70 - Time Measurement Accuracies - HPO




Figure 2-8. S3260/70 - Clock Cycle Accuracies




Figure 2-9. S3260/70 - D70 Pin Electronics Card Accuracies




Figure 2-10. S3260/70 - Forcing Voltage Accuracies




Figure 2-11. S3260/70 - Forcing Current Accuracies




Figure 2-12. Fluke 8100B Meter Calibrator - Forcing Voltage Accuracies




Figure 2-13. Fluke 8100B Meter Calibrator - Forcing Current Accuracies

NOTES: 1. ZERO (0) IN LIMITS COLUMN MEANS NO LIMIT. IT CAN BE INTERPRETED AS A DASH (-).

55450 DUAL PERIPHERAL POSITION-AND DRIVER; DATE=11 DEC 30 TIME=05:36:33  
TEMPERATURE=25DEG C; DATE=11 DEC 30 TIME=05:36:33

PARAMETER	TEST CONDITIONS	TEST PIN#	LO-LIMIT	SN11	SN12	SN13	SN14	SN15	HI-LIMIT	UNITS	
VIL	UCC=4.5V	1	800.00	1.120	1.370	1.380	1.420	1.420	2.000	U	
		2	800.00	1.190	1.380	1.390	1.410	1.410	2.000	U	
		13	800.00	1.390	1.390	1.390	1.420	1.420	2.000	U	
VIM	UCC=4.5V	1	800.00	1.390	1.380	1.390	1.410	1.410	2.000	U	
		2	800.00	1.400	1.390	1.400	1.420	1.420	2.000	U	
		13	800.00	1.400	1.400	1.400	1.430	1.430	2.000	U	
VIK	UCC=4.5V	1	-1.500	985.00M	-1.000	-985.00M	-995.00M	-995.00M	0.000	U	
		2	-1.500	-1.150	-1.160	-1.170	-1.155	-1.155	0.000	U	
		13	-1.500	-1.155	-1.170	-1.160	-1.165	-1.165	0.000	U	
III1	UCC=5.5V	VIH=5.5V	1	0.000	26.40U	10.25U	16.20U	14.65U	8.55AU	2.000M	A
		VIH=5.5V	2	0.000	12.10U	5.950U	7.450U	7.850U	4.40AU	1.000M	A
		VIH=5.5V	13	0.000	6.250U	4.850U	7.450U	5.50AU	3.88AU	1.000M	A
III2	UCC=5.5V	VIH=2.4V	1	0.000	17.45U	8.050U	12.65U	11.45U	6.90AU	23.00U	A
		VIH=2.4V	2	0.000	7.750U	4.700U	5.800U	6.15AU	3.40AU	40.00U	A
		VIH=2.4V	13	0.000	5.000U	3.550U	6.950U	5.10AU	3.45AU	40.00U	A
III3	UCC=5.5V	VIL=0.4V	1	-3.200M	-2.100M	-2.145M	-2.155M	-2.145M	-1.99AU	0.000	A
		VIL=0.4V	2	-1.600M	-1.055M	-1.080M	-1.075M	-1.075M	-1.005M	0.000	A
		VIL=0.4V	13	-1.600M	-1.060M	-1.080M	-1.075M	-1.075M	-1.005M	0.000	A
VOL	UCC=4.5V	VIL=0.8V	3	0.000	236.00	246.5M	259.5M	242.5M	236.5M	500.00M	U
		VIL=1.6V	12	0.000	232.00	242.0M	248.5M	250.5M	236.0M	500.00M	U
VOH	UCC=4.5V	VIH=2.0V	3	2.400	2.695	2.695	2.715	2.725	2.700	4.500	U
		VIH=2.0V	12	2.400	2.725	2.695	2.705	2.730	2.690	4.500	U
I0S1	UCC=4.5V	VIL=0.0V	3	-55.00M	-25.15M	-25.00M	-25.10M	-25.30M	-24.55M	0.000	A
		VIL=0.0V	12	-55.00M	-24.95M	-24.95M	-24.35M	-25.10M	-24.50M	0.000	A
I0S2	UCC=5.5V	VIL=0.0V	3	-55.00M	-32.10M	-31.95M	-32.00M	-32.30M	-31.45M	0.000	A
		VIL=0.0V	12	-55.00M	-31.95M	-31.90M	-31.10M	-32.05M	-31.35M	0.000	A
ICCH	UCC=5.5V	VIH=5.0V	8	0.000	2.275M	2.320M	2.315M	2.315M	2.160M	4.000M	A
		VIL=0.0V	8	0.000	7.000M	7.100M	7.100M	7.100M	6.600M	11.00M	A
ICCL	UCC=5.5V	VIL=0.0V	8	0.000	7.000M	7.100M	7.100M	7.100M	6.600M	11.00M	A

PT. 1000, 2-15, Test Data for 55450 DUAL PERIPHERAL POSITION-AND DRIVER

FOR DEVICE S/N 31 AT 25 DEG C  
VDD=+15.0 V UREF=10.0 V 29 JAN 81




FIGURE 2-16. LINEARITY ERROR (ALL CODES)  
7520-10 BIT MULT. D/A CONVERTER

HFE1 AT UCE=3.0, Tc=12degA

DEVICE TYPE 554503





FIGURE 2-17. Histogram representation of Characterization Data

FOR DEVICE S/N 10 AT 25 DEG C  
VDD=+15.0  
29 JAN 81



-1.0 -0.9 -0.8 -0.7 -0.6 -0.5 -0.4 -0.3 -0.2 -0.1 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0  
ERR:R BAND (LSB)

LINEARITY ERROR DISTRIBUTION  
7520-10 BIT CMOS D/A CONVERTER

## SECTION III

### PERIPHERAL DRIVERS

#### TABLE OF CONTENTS

3.1	Introduction	III-1
3.2	Description of Device Types	III-2
3.3	Test Development	III-2
3.4	Test Results and Data	III-17
3.5	Discussion of Results	III-18
3.6	Slash Sheet Development	III-19
3.7	Conclusions and Recommendations	III-19

Section III  
(Characterization of Peripheral Drivers)

3.1 Introduction

Devices for interfacing between TTL logic and the outside world have been a requirement in military systems for as long as TTL logic has been employed in these systems. The devices selected for characterization provide great flexibility in application. The devices can be used as high-speed logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and memory drivers. Table 3-1 gives some specifics on the devices tested and their relationship to the military slash sheet device types.

Table 3-1. Table of Device Types Specified.

Military Device Type	Generic Device Type	Manufacturer Symbol	Peripheral Driver Description
12901	55450	N,T	Dual NAND gate and transistor (separate)
12902	55451	N,T	Dual AND, gate and transistor connected
12903	55452	-	Dual NAND gate and transistor connected
12904	55453	N,T	Dual OR, gate and transistor connected
12905	55454	-	Dual NOR, gate and transistor connected
12906	55460	-	High voltage 55450
12907	55461	N,T	High voltage 55451
12908	55462	-	High voltage 55452
12909	55463	N	High voltage 55453
12910	55464	-	High voltage 55454

N = National Semiconductor

T = Texas Instruments

The manufacturer symbol column reflects the source of the devices which were characterized.

Some of the features of the 55400/55401 series of devices which helped to earn its characterization as a military device type are as follows:

- High current output
- Low output current (characterized to 300 mA)
- Low power switching
- High input current (decreasing input current with standard I<sub>CC</sub> supply voltages)
- Good flexibility in application and test function

#### 3.1 Description of device types

Device diagrams for all of the peripheral drivers are shown in Figure 3-1 and their corresponding schematic circuits are shown in Figure 3-2.

The peripheral drivers are divided into two basic categories: (1) those which are high current output drivers and (2) those which are low current output drivers. The high current output drivers are the 55400 and 55401. The low current output peripheral drivers with corresponding schematics are shown in Figure 3-2. The following differences in circuit topology (with the exception of the driver/switching stage) deletes the clamp diodes normally found in the driver stage, the top-pole output stage, and some minor circuit components. Consequently, V<sub>DD</sub>, V<sub>PP</sub>, V<sub>DD</sub>, V<sub>OFF</sub> (TTL output), V<sub>DD</sub>, V<sub>PP</sub> (CMOS output), V<sub>DD</sub>, V<sub>PP</sub>, V<sub>DD</sub>, and V<sub>OFF</sub> (CMOS output) are the only measurements for the peripheral drivers compared to the standard logic gate measurements.

Since the peripheral drivers incorporate a high current output stage, additional specifications are included for propagation delay, measurement of output current, maximum transistor threshold voltages, threshold voltages, the trip time, the V<sub>OFF</sub> trip, and trip.

#### 3.2 Test equipment

Test fixtures developed at TRW for the Electronix S-3270 test system to enable automated testing of all peripheral driver devices. All standard and non-test recommended by the I-11 Committee, including some optional tests, were incorporated. CMOS as part of the standard automated logic testing of peripheral drivers was also incorporated to verify proper CMOS operation.

#### 3.3 Test Adapter

A test adapter, shown in Figure 3-3, was designed to provide the required interface between the device under test (DUT) and the S-3270




Figure 3-1 Peripheral Driver Block Diagram




Figure 3-2 Peripheral Driver Schematic Circuits




Figure 4-7. A photograph of the electronix -220 static test chapter.

test system. The adapter has the ability to test all static and static pulsed parameters required for characterization of the 55450 and 55460 peripheral drivers.

The adapter consists of Op Amp and transistor circuitry used to force the proper pulsed conditions on the DUT, while stimulated by the S-3270. Actual signal paths to the DUT are implemented by relay control and routed to the S-3270 for testing. All other static tests are performed using the S-3270 driver and measurement system capability.

### $h_{FE}$ Tests

Within the "static" test parameters, measurement of  $h_{FE}$  was the most difficult. Manufacturers' data sheets specify a  $t_w = 300$  us with a duty cycle  $\leq 2\%$ . Bench testing indicated that  $h_{FE}$  testing could be accurately performed with  $t_w = 100$  us and a duty cycle of 2%. The data sheet specification allows time for the servo circuit used in  $h_{FE}$  measurements to reach its final value. A major concern was to minimize the effect of device self heating on parameter measurement.

The Forward Current Transfer Ratio ( $h_{FE}$ ) of the 55450, 55460 peripheral driver is automated using the circuit shown in Figure 3-4 in conjunction with the S-3270 and the Tektronix Waveform Digitizer option 20 (WFD).




Figure 3-4. bfg Test Circuit.

The criteria for measuring  $h_{FE}$  is to force  $V_{CE}$  and  $I_C$  to predescribed levels while servoing the base current,  $I_B$  to achieve these levels. The Forward Current Transfer Ratio  $h_{FE}$  becomes

$$h_{FE} = I_C/I_B \text{ with } V_{CE} \text{ constant}$$

The  $V_{CE}$  pulse level from the S-3270 is applied to one input of the base drive and comparator amplifier circuit, A1, while the other input to amplifier A1 monitors the  $V_{CE}$  level of the DUT. The output of amplifier circuit A1 servos the base current  $I_B$  until the DUT's  $V_{CE}$  voltage equals the input stimuli from the S-3270. The collector current  $I_C$  is forced to the proper level by the relationship of  $(V_{CC} - V_C)/R_C$ , since  $V_{CC}$  and  $R_C$  were fixed.

Buffer amplifier A2, senses the voltage drop across resistor  $R_B$ , which is proportional to the base current  $I_B$ . The buffer amplifier A2 was configured in a differential mode to reduce large common mode voltages present on  $R_B$  and to provide increased gain for single-ended measurement capability need by the WFD.

Figure 3-5 illustrates a digitized voltage pulse from across  $R_B$ .




Figure 3-5.  $h_{FE}$  measurement waveform.

The voltage translates to 4.370 mA of current. Since the collector current was at 300 mA,  $h_{FE}$  is therefore 68.6.

The pulsed measurement techniques were used with  $V_C$  of 3 V at currents  $I_C$  of 100 mA and 300 mA.

#### $V_{BE}$ and $V_{CE}(\text{SAT})$

The Base to Emitter Voltage ( $V_{BE}$ ) and the Collector to Emitter Saturation Voltage ( $V_{CE}(\text{SAT})$ ) pulsed parameters are measured by using the circuit of Figure 3-6 for S-3270 and WFD option 20.




Figure 3-6.  $V_{BE}$ ,  $V_{CE}(\text{SAT})$  test circuit.

The requirements for these tests are to force a given base drive and collector drive current under pulsed conditions, while measuring the resultant base-to-emitter and collector-to-emitter voltages. These




Figure 3-7A  $V_{ce(sat)}$  Measurement Waveform




Figure 3-7B  $V_{be}$  Measurement Waveform

are accomplished by applying an S-3270 programmed voltage  $V_B$  to one input of comparator amplifier A2. The other input to amplifier A2 monitors the voltage  $V_B'$  located at one end of resistor  $R_B$ , causing the output of A2 to servo the voltage  $V_B'$  until it exactly equals the input stimuli voltage  $V_B$ , applied from the S-3270. When these conditions are met, the DUT base current has been forced to the proper drive current level by the relationship of

$$I_B = (V_{BB} - V_B')/R_B$$

since  $V_{BB}$  and  $R_B$  are constants.

The collector current ( $I_C$ ) is forced to the proper conditions in much the same way as  $I_B$ , with the exception of a much higher current provided by amplifier A1. The relationship of S-3270 input stimuli  $V_C$  to forcing current  $I_C$ , becomes

$$I_C = (V_{CC} - V_C')/R_C$$

Figure 3-7 illustrates digitized waveforms of  $V_{CE(SAT)}$  and  $V_{SL}$  parameters for a typical 55450 device using a base current  $I_B = 10 \text{ mA}$  and a collector current of  $100 \text{ mA}$  respectively.

#### $V_{IL}$ Threshold

Input  $V_{IL}$  threshold tests are developed for the S-3270 test system to determine the margin between guaranteed  $V_{IL \text{ max}} = +0.8 \text{ V}$  and the actual  $V_{IL}$  input switching point.

Referring to Figure 3-8, the tests were implemented by pulsing input A, while sampling the output for a change of state.





Figure 3-8.  $V_{IL}$  Threshold Test.

The initial level starts at + 2.0 V and each succeeding pulse is decremented by -10 mV. During the low level of the pulse, the device output is sampled for the  $V_{OL}$  state. If the output fails to switch during the sampling time, the input pulse is returned to + 2.0 V and a new pulse, with a level lowered by -10 mV is applied to input A. This process is repeated N times, until the output switches to  $V_{OL}$ , at which point the  $V_{IL}$  value is recorded.

#### $V_{IH}$ Threshold

The input  $V_{IH}$  threshold tests are performed in a similar manner to the  $V_{IL}$  threshold tests with the exception of the initial pulse level and the delta increment (refer to Figure 3-9).



Note: 1. A = time device output is sampled for switched state.




Figure 3-9.  $V_{IH}$  Threshold Test.

The initial level starts at + 0.8 V and each succeeding pulse is incremented by + 10 mV. During the high level of the pulse, the device output is sampled for the  $V_{OH}$  state. If the output fails to switch to the  $V_{OH}$  state during the sampling time, the input pulse is returned to + 0.8 V and a new pulse, with a level increased by + 10 mV.




Figure 3-10 Simplified Circuit Diagram of S-3270 Test System with HPO

This process is repeated  $N$  times, until the output switches to  $V_{OH}$ , at which point the  $V_{IH}$  value is recorded.

#### $T_{tLH}$ , $T_{tHL}$ , $T_{PLH}$ , $T_{PHL}$

Transition times and propagation delay times for device types 3-10 were measured using the S-3270 test system, the Tektronix High Performance Option (HPO) and a specially constructed test adapter.

The HPO option provides for high accuracy time measurements, skew time corrections, low device pin capacitance ( $< 18 \text{ pF}$ ) and buffered scope-type compensation on all device output pins connected to the S-3270 system. A simplified HPO circuit diagram is shown in Figure 3-10, indicating the different signal paths, attenuators, and output compensating networks to provide high accuracy measurements. Correction factors such as skew time between S-3270 sector pins, comparator offsets and output compensator networks are all handled under separate S-3270 calibration procedures to ensure integrity of the system.

Ambiguities can occur as a result of time measurements dependency on supply voltage, temperature, load circuit consideration, layout and test equipment inaccuracies.

Figure 3-11 is the schematic of the load circuit for TTL gates that was proposed by JC-41.




Figure 3-11. JC-41 load circuit for TTL gates.

This circuit is used to simulate 10 standard TTL loads. Comparison of output waveforms obtained with this circuit loading the 55450 "gate" output versus 10 standard TTL gates loading the same gate showed similar results. (See Figure 3-12A, B).

Figure 3-12A

$T_{PLH}$  using JC-41 load circuit  
 $V_{CC} = 4.5$  V.





Figure 3-12B

$T_{PLH}$  using 10 TTL gate loading  
 $V_{CC} = 4.5$  V



The JC-41 load circuit, however, does not simulate worst case loading. The  $400\ \Omega$  resistor only gives 10 times the nominal  $I_{OL}$  at  $V_{OL}$ . No provision was made for simulating  $I_{OH}$  loading.  $C_L$  isn't high enough to reflect the maximum input capacitances from a TTL gate (approximately 5 pF).

The JC-41 load circuit also increases the ambiguity in propagation delay time measurements.

Propagation delay times are measured at the 1.5 volt points on the input and output waveforms. The flat region in the output waveform occurs near 1.5 V. Propagation delay times can vary by as much as 4 ns as a result of placing the output decision point on the low side or the high side of the flat region in the output waveform. This is clearly unacceptable.

The circuit shown in Figure 3-13 has been used as the load circuit for testing the TTL gate portion of the peripheral driver ICs.





Figure 3-13. Recommended TTL gate load circuit.

This circuit eliminates the ambiguity in propagation delay measurements and also stimulates worst case loading.  $C_L$  was raised to give a realistic value for ten TTL gate input capacitances (5 pF/input).  $R_1$  was added to give  $10 \times I_{IHMAX}$ .  $R_2$  is selected to give  $I_o = 10 \times I_{ILMAX}$  at  $V_{OLMAX}$ .

Figure 3-14 shows the output waveforms that result after changing the load to the recommended configuration.

Figure 3-14

T<sub>PLH</sub> using recommended load circuit  
 $V_{CC} = 4.5$  V



This additional load capacitance increases  $T_{PLH}$ , and the flat region previously noted is eliminated because reverse recovery in D<sub>1</sub> occurs through a higher effective impedance. This eliminates the propagation delay measured ambiguity.

Switching time measurements for the output transistors and for the complete peripheral drivers were also measured with a  $C_L = 50$  pF to reflect a more realistic value of load capacitance.

Supply voltage variations from 4.5 V to 5.5 V have resulted in variations in switching time measurements of up to 2 ns. The majority of devices exhibit slowest switching action at  $V_{CC} = 4.5$  V so this has been selected for these measurements.

Refer to Figure 3-15 for a graph of typical variation in switching parameters with  $V_{CC}$ .

$T_{thL}$   $C_1=50\text{pF}$   $I_{ol}=200\text{mA}$   $R_L=50\text{ohms}$




Figure 3-15  $T_{thL}$  vs  $V_{CC}$

Transition time tests were the most difficult to implement, since they involved switching times in the order of 10 ns or less. Careful consideration to the test adapter layout, inductance, capacitance and grounding were critical to ensure that clean output switching waveforms could be achieved.

Figure 3-16 shows typical output transition waveforms from three different vendors.

It should be noted that the output transitions are different in the 80% - 100% and 0% - 20% regions for each vendor.

Correlation of S-3270 transition and propagation time data to bench data was verified by using three independent methods. These verification methods are as follows:

- 1) Measure data on bench circuit using oscilloscope.
- 2) Measure S-3270 test adapter on bench using oscilloscope.
- 3) Measure S-3270 test adapter on S-3270 test system using oscilloscope.

Figure 3-16A

Vendor A

$T_{TLH}$




Figure 3-16B

Vendor B


$T_{TLH}$



Figure 3-16C

Vendor C

$T_{TLH}$



### 3.4 Test Results and Data

A total of 85 peripheral drivers were tested on GEOS' Tektronix S-3270. Each device was sequentially tested at 25°C, -55°C and 125°C.

A typical data sheet for a group of 55450 devices is shown in Table 3-4. Data for up to 5 devices is displayed on a single sheet. This method simplifies comparison of different devices at a single temperatures.

The data was also recorded in the form of histograms for selected parameters at three temperatures. (A sample histogram is given in Table 3-5.) Included were the following:

55460	$t_{T_{HL}}$ $t_{TLH}$	$t_{PLH}$ $t_{PHL}$
	$t_{PHL1}$ $t_{PLH2}$	$t_D$ $t_R$ $t_S$ $t_F$
	$h_{FE \ 1,2}$ $V_{BE \ 1,2}$ $V_{CE \ 1,2}$	$V_{CB01}$ $V_{CER1}$ $V_{BEO}$
55451	$t_{T_{HL}}$ $t_{TLH}$	$t_{PLH}$ $t_{PHL}$
55453	$t_{T_{HL}}$ $t_{TLH}$	$t_{PLH}$ $t_{PHL}$
55461	$t_{T_{HL}}$ $t_{TLH}$	$t_{PLH}$ $t_{PHL}$
55463	$t_{T_{HL}}$ $t_{TLH}$	$t_{PLH}$ $t_{PHL}$

This data was published in January 1981 for RADC in a 211 pg handbook entitled:

Characterization Data for MIL-M-38510/129  
Peripheral Drivers

(55450, -451, -452, -453, -454  
55460, -461, -462, -463, -464)

Sample data sheets and histograms have been included in the Appendix.

### 3.5 Discussion of Results

Most of the test data taken on the 55450/55460 family of peripheral drivers was within the limits proposed by the JC-41 Committee. The exceptions were the result of changes in test conditions (for example, changing the load circuit for timing tests). Although data on a number of parameters fell within a relatively tight spread relative to the test limits, no attempt was made to tighten the test limits due to the relatively small number of device samples. The exceptions are noted below.

#### Short-circuit output current (I<sub>OS</sub>)

As originally specified, the I<sub>OSMIN</sub> specification was tested at V<sub>CCMAX</sub>. But I<sub>OSMIN</sub> is lower at V<sub>CCMIN</sub>. To ensure that I<sub>OS</sub> would be within the test limits over the full supply voltage range, I<sub>OSMIN</sub> is tested at V<sub>CCMIN</sub> and I<sub>OSMAX</sub> is tested at V<sub>CCMAX</sub>.

#### Threshold Voltage (V<sub>T</sub>)

Threshold testing of the peripheral drivers gave results that were within the expected range of values. The nominal V<sub>T</sub> was approximately 1.3 volts at T<sub>A</sub> = 25°C with a d V<sub>T</sub> / d T<sub>A</sub> approximately -3 mV/°C. This agrees well with measured V<sub>T</sub> values for standard TTL.

#### Breakdown Voltage, V<sub>CBO</sub>, V<sub>CER</sub>, V<sub>EBO</sub>

In all devices tested, V<sub>CBO</sub> was greater than 17 volts (or nearly 50%) above the minimum breakdown limit. For V<sub>CER</sub>, all of the devices were greater than 22 volts above the minimum test limit.

Vendor A showed slightly lower V<sub>EBO</sub> than Vendor B (approximately .5 volts lower on the average).

There were no significant trends observed in breakdown voltages versus temperature.

All breakdown voltages were taken with the substrate pin floating.

#### Static Forward Current Transfer Ratio (h<sub>FE</sub>)

The JC-41 Committee test conditions specify that h<sub>FE</sub> is to be measured under pulsed conditions with t<sub>W</sub> = 300 us and a duty cycle < 2%. The devices were tested over a range of values for t<sub>W</sub> with the duty cycle fixed at 2% with negligible changes in the measured values. T<sub>W</sub> was changed to t<sub>W</sub> = 100 us to simplify test hardware.

At T<sub>A</sub> = 25°, all measured h<sub>FE</sub>'s exceeded the minimum test limit by greater than two to one. As expected, h<sub>FE</sub> tended to increase with increasing temperature over the full temperature range. In all cases, the devices tested exceeded the minimum test limit by a reasonable margin.

#### 3.6 Slash Sheet Development

The military specification (MIL-M-38510 slash sheet) on the peripheral drivers was developed in parallel with the characterization effort. The majority of the slash sheet Table I parameters and limits were recommended by the JC-41 Committee on Linear Integrated Circuits. The major changes occurred in the switching time test load circuit and the V<sub>CC</sub> specification for the switching tests. As a result, the switching parameter test limits were relaxed as needed to accommodate the new test conditions. Also, the I<sub>OS</sub> testing is now specified at both extremes in supply voltage in order to have the test data reflect the worst case.

#### 3.7 Conclusions and Recommendations

85 generic 55450/460 peripheral drivers were tested on GEOS' S-3270 to characterize their electrical parameters. Bench data was taken to validate S-3270 operation. With the exception of switching time parameters, the devices were well within the test limits.

The switching time of the devices was slowed as a result of the revised test conditions. The test limits for these parameters have been widened to accommodate the test changes.

APPENDIX - SECTION III  
PERIPHERAL DRIVERS DATA  
SHEETS AND HISTOGRAMS

ES450 DUAL PERIPHERAL POSITION-AND DRIVER (STATIC TESTS ONLY)  
TEMPERATURE=25DEG C ; DATE=09 DEC 89 TIME: 11:17:33

TESTS ONLY

55450 DUAL PERIPHERAL POSITIVE-AND DRIVER (STATIC TESTS ONLY)  
 TEMPERATURE=25DEG C ; DATE=11 DEC 80 TIME=09:36:33

PARAMETER	TEST CONDITIONS	TEST DATA	LO-LIMIT	SM11	SM12	SM13	SM14	SM15	HI-LIMIT	NOTE	
V <sub>IL</sub>	UCC=4.5V	1	1.390	1.370	1.370	1.380	1.400	2.000	2.000		
		2	1.390	1.360	1.360	1.360	1.410	2.000	2.000		
		13	1.390	1.390	1.390	1.390	1.420	2.000	2.000		
V <sub>IH</sub>	UCC=4.5V	1	8.000	1.300	1.230	1.230	1.300	1.410	2.000		
		2	8.000	1.400	1.370	1.370	1.400	1.420	2.000		
		13	8.000	1.420	1.400	1.400	1.420	1.430	2.000		
V <sub>IC</sub>	UCC=4.5V	11C=-12.0A	1	1.500	1.500	1.500	1.500	1.500	2.000		
		2	1.500	1.460	1.430	1.430	1.460	1.470	2.000		
		13	1.500	1.470	1.450	1.450	1.470	1.480	2.000		
V <sub>IL1</sub>	UCC=5.5V	VIH=5.5V	1	0.000	26.40U	10.25U	16.20U	14.65U	8.550U	2.000H	A
			2	0.000	12.10U	5.50U	7.45U	7.85U	4.40U	1.000H	A
			13	0.000	6.25U	4.65U	7.45U	5.50U	3.80U	1.000H	A
V <sub>IL2</sub>	UCC=5.5V	VIH=2.4V	1	0.000	17.45U	8.050U	12.65U	11.45U	6.90U	80.02H	A
			2	0.000	7.75U	4.12U	5.85U	6.15U	3.40U	4.000H	A
			13	0.000	5.12U	3.55U	6.95U	5.12U	3.45U	4.000H	A
V <sub>IL3</sub>	UCC=5.5V	VIH=0.4V	1	-3.000	2.100U	-2.145U	-2.155M	-2.145M	-1.990M	0.000H	A
			2	-1.000	1.055M	-1.060M	-1.075M	-1.070M	-1.050M	0.000H	A
			13	-1.000	1.060M	-1.070M	-1.080M	-1.075M	-1.050M	0.000H	A
V <sub>OL</sub>	UCC=4.5V	VIL=0.8V	3	0.000	226.0M	246.5M	259.5M	242.5M	236.5M	500.0H	
	IOL=10%		12	0.000	232.0M	242.6M	249.5M	239.5M	236.6M	500.0H	
V <sub>OL1</sub>	UCC=4.5V	VIL=2.0V	3	2.000	2.65	2.65	2.715	2.715	2.690	4.500	
	IOL=10%		12	2.000	2.75	2.65	2.715	2.730	2.690	4.500	
V <sub>OL2</sub>	UCC=4.5V	VIL=2.0V	3	2.000	2.45	2.45	25.10M	25.10M	-24.55M	0.000H	A
	IOL=10%		12	2.000	2.50	2.45	24.55M	24.55M	-23.10M	0.000H	A
V <sub>OL3</sub>	UCC=5.5V	VIL=0.8V	3	-55.00M	22.40M	-22.00M	-21.50M	-22.00M	-32.00M	21.45M	A
	IOL=10%		12	-55.00M	22.50M	-22.50M	-21.50M	-21.50M	-32.00M	21.35M	A
V <sub>OL4</sub>	UCC=5.5V	VIL=0.8V	8	0.000	2.615M	2.615M	2.315M	2.315M	2.160M	4.000H	A
	IOL=10%		8	0.000	2.615M	2.615M	2.315M	2.315M	2.160M	4.000H	A
V <sub>OL5</sub>	UCC=5.5V	VIL=0.2V	8	0.000	7.163M	7.163M	7.163M	7.163M	6.620M	11.80M	A
	IOL=10%		8	0.000	7.163M	7.163M	7.163M	7.163M	6.620M	11.80M	A

TESTS OF DIODES IN GENERAL POSITIVE- AND DIRECTIVE- MODES  
 DATE: 23 DECEMBER 1968 (STATIC TESTS ONLY)

TEST NUMBER	TEST CONDITIONS	TEST FREQ	LO-LIMIT	SN1	SN2	SN3	SN4	SNS	HI-LIMIT	TESTS	
UCE1	IC-100mA	1E-0	5	35.00	52.55	72.70	65.50	68.75	102.6	✓	
		10	25.00	53.75	61.45	73.62	75.15	73.15	103.0	✓	
UCE2	IC-100mA	Rbe=500	5	30.00	55.60	62.35	73.80	64.55	67.50	100.0	✓
		10	30.00	53.55	61.60	73.42	75.20	73.55	100.8	✓	
UCE3	IC-100mA	IC-0	5	5.000	6.810	6.350	6.335	6.235	6.235	25.00	✓
		10	5.000	5.995	6.350	6.220	6.240	6.235	25.00	✓	
UCE4	IC-100mA	IC-0	5	25.00	70.30	83.17	81.93	84.33	75.50	200.0	✓
		10	25.00	68.93	80.19	82.02	80.24	76.23	200.6	✓	
UCE5	IC-100mA	IC-30mA	5	32.00	73.93	73.76	74.46	77.38	68.82	200.0	✓
		10	32.00	75.17	77.13	75.89	78.15	69.02	200.8	✓	
UCE6	IC-100mA	IC-100mA	4	0.000	742.2M	805.6M	805.6M	805.6M	1.000	0.000	✓
		11	0.000	805.6M	831.0M	818.3M	831.0M	831.0M	1.000	0.000	✓
UCE7	IC-30mA	IC-30mA	4	0.000	562.1M	517.5M	532.5M	545.2M	1.220	0.000	✓
		11	0.000	564.5M	545.2M	530.2M	543.2M	545.2M	1.220	0.000	✓
UCE8	IC-100mA	IC-100mA	5	0.000	272.9M	313.2M	265.2M	265.2M	290.6M	400.0M	✓
		10	0.000	261.1M	260.6M	269.6M	264.2M	272.9M	400.0M	✓	
UCE9	IC-30mA	IC-30mA	5	0.000	377.4M	415.5M	352.5M	352.6M	370.9M	700.0M	✓
		10	0.000	375.3M	462.8M	357.0M	352.6M	377.4M	700.0M	✓	

56450 DUAL PERIPHERAL POSITIVE-AND DRIVER (STATIC TESTS ONLY)  
 TEMPERATURE=25DEG C ; DATE=10 DEC 88 TIME=10:06:53

TEST CONDITIONS	TEST PIN	LO-LIMIT	SN6	SN7	SN8	SN9	SN10	HI-LIMIT	UNITS
U <sub>CE1</sub> IC=10mA	5 10	35.00 35.00	72.75 81.95	71.50 71.15	69.75 70.00	70.45 70.60	74.80 74.75	100.0 100.0	0 0
U <sub>CE2</sub> IC=10mA	5 10	33.00 30.00	72.40 81.75	71.20 71.55	70.00 70.00	70.35 70.30	74.50 74.45	100.0 100.0	0 0
U <sub>CE0</sub> IC=10mA	5 10	5.000 5.000	6.320 6.320	6.230 6.230	6.250 6.250	6.265 6.255	6.350 6.360	25.00 25.00	0 0
U <sub>CE1</sub> U <sub>CE</sub> =3V	IC=100mA	5 10	25.83 25.83	82.02 85.31	81.77 83.50	67.71 68.90	70.75 71.40	92.30 93.40	250.0 250.0
U <sub>CE2</sub> U <sub>CE</sub> =3V	IC=300mA	5 10	31.00 30.00	73.53 74.70	75.17 76.14	63.13 62.46	65.58 67.07	84.58 85.19	250.0 250.0
U <sub>CE1</sub> I <sub>b</sub> =10mA	IC=100mA	4 11	0.623 0.630	825.6M 818.3M	818.3M 816.3M	818.3M 831.0M	818.3M 818.3M	818.3M 818.3M	1.000 1.000
U <sub>CE2</sub> I <sub>b</sub> =30mA	IC=300mA	4 11	0.593 0.603	927.5M 952.2M	932.5M 945.2M	957.5M 945.2M	932.5M 931.6M	1.200 1.200	0 0
U <sub>CEST1</sub> I <sub>b</sub> =10mA	IC=100mA	5 10	0.600 0.600	227.5M 230.5M	215.6M 205.6M	235.2M 265.2M	265.2M 265.3M	252.5M 252.5M	400.00 400.00
U <sub>CEST2</sub> I <sub>b</sub> =30mA	IC=300mA	5 10	0.600 0.600	215.1M 215.1M	206.7M 205.3M	277.4M 339.3M	319.3M 339.0M	326.7M 326.3M	700.00 700.00

SG450 DUAL PERIPHERAL POSITION-AND DRIVER ; DATE=10 DEC 20 TIME=16:03:22  
 TEMPERATURE=25DEG ; STATIC TESTS ONLY)

TEST NUMBER	TEST CONDITIONS	TEST PTH#	LO-LIMIT	SN11	SN12	SN13	SN14	SN15	HI-LIMIT	NITE
UCE1	IC=100mA IE=0	5	35.00	52.85	59.55	60.65	61.35	58.55	100.0	U
		10	35.00	53.15	59.75	62.30	61.60	58.60	100.0	U
UCE2	IC=100mA Rbe=500	5	30.00	52.90	59.55	60.70	61.40	58.60	100.0	U
		10	30.00	53.25	59.85	62.40	61.65	58.70	100.0	U
UCE3	IE=100mA IC=0	5	5.000	6.780	6.835	6.755	6.820	6.560	25.00	U
		10	5.000	6.785	6.825	6.680	6.835	6.960	25.00	U
UFE1	Uce=3V IC=100mA	5	25.00	52.25	51.62	75.67	37.62	83.39	100.0	X
		10	25.00	67.49	62.62	74.19	89.71	82.74	100.0	X
UFE2	Uce=3V IC=300mA	5	30.00	62.97	73.53	68.28	73.67	75.64	200.0	X
		10	30.00	61.89	74.02	67.46	75.71	77.15	200.0	X
UFE3	Ib=10mA IC=100mA	4	0.030	817.6M	805.6M	804.4M	808.7M	1.010	U	
		11	0.030	826.8M	815.4M	817.8M	818.3M	831.0M	1.000	
UFE4	Ib=30mA IC=300mA	4	0.010	935.5M	934.5M	947.8M	945.2M	922.5M	1.200	U
		11	0.010	942.8M	945.0M	947.6M	945.8M	932.5M	1.200	
UCEST1	Ib=10mA IC=100mA	5	0.030	259.6M	265.2M	267.6M	265.2M	215.2M	400.0M	U
		10	0.030	259.2M	267.8M	289.2M	266.0M	264.8M	400.0M	U
UCEST2	Ib=30mA IC=300mA	5	0.010	343.6M	349.5M	359.5M	353.6M	325.5M	700.0M	U
		10	0.010	341.2M	351.8M	351.2M	353.6M	324.8M	700.0M	U

55452 DUAL PERIPHERAL POSITIVE-AND DRIVER 17:22:56  
TEMPERATURE-25DEG C ;DATE-08 DECS 00 TIME-17:17:17

TEST PINS	TEST CONDITIONS	TEST TIME	SN1	SN2	SN3	SN4	SN5	HI-LIMIT
77L	UCC-4.5V IOL-200mA RI-50	5 0.000 10 0.000	9.32SN 9.25SN	10.66N 10.66N	9.208N 9.258N	9.35SN 9.38SN	15.00N 15.00N	5 5
77LH	UCC-4.5V IOL-200mA RI-50	5 0.000 10 0.000	9.12SN 8.42SN	9.170N 8.720N	8.970N 8.370N	9.020N 8.420N	8.920N 8.420N	12.02N 12.02N
7P2H	UCC-4.5V IOL-200mA RI-50	1 0.000 2 0.000 3 0.000	15.72N 15.64N 15.24N	15.76N 15.71N 15.31N	15.43N 15.43N 15.03N	15.92N 15.87N 15.47N	15.22N 15.17N 14.77N	30.00N 30.00N 30.00N
7P2L	UCC-4.5V IOL-200mA RI-50	1 0.000 2 0.000 3 0.000	18.32N 18.11N 17.76N	18.90N 18.76N 18.41N	18.12N 17.92N 17.57N	18.27N 18.07N 17.72N	18.06N 17.88N 17.53N	30.02N 30.02N 30.02N

55452 DUAL PERIPHERAL POSITIVE-AND DRIVER 17:17:17  
TEMPERATURE-25DEG C ;DATE-08 DEC 80 TIME-17:17:17

TEST PINS	TEST CONDITIONS	TEST TIME	SN1	SN2	SN3	SN4	SN5	HI-LIMIT
77L	UCC-4.5V IOL-200mA RI-50	5 0.000 10 0.000	9.12SN 9.02SN	9.170N 8.720N	9.208N 9.258N	9.35SN 9.42SN	15.00N 15.00N	5 5
77LH	UCC-4.5V IOL-200mA RI-50	5 0.000 10 0.000	9.12SN 8.42SN	9.170N 8.208N	9.020N 8.320N	9.020N 8.320N	12.02N 12.02N	5 5
7P2H	UCC-4.5V IOL-200mA RI-50	1 0.000 2 0.000 3 0.000	16.00N 15.90N 15.70N	15.45N 15.35N 15.15N	14.72N 14.62N 14.42N	14.94N 14.84N 14.64N	30.00N 30.00N 30.00N	5 5 5
7P2L	UCC-4.5V IOL-200mA RI-50	1 0.000 2 0.000 3 0.000	17.00N 16.80N 16.40N	17.15N 17.05N 16.85N	17.30N 17.20N 17.00N	18.02N 17.92N 17.72N	18.02N 17.92N 17.72N	30.02N 30.02N 30.02N

55450 DUAL PERIPHERAL POSITIVE-AND DRIVER (GATES & TRANSISTORS COMBINED)  
 TEMPERATURE=25DEG C ; DATE=08 DEC 80 TIME=17:30:25

2. TEST CONDITIONS	TEST	FIN#	LO-LIMIT	SN11	SN12	SN13	SN14	SN15	HI-LIMIT	NITS
TTBL	VCC=4.5V TCL=200mA	C1=50PF R1=50	5 10	0.000 0.020	11.16N 11.61N	10.26N 10.25N	10.11N 10.41N	9.69N 9.708N	10.46N 10.71N	15.00N 15.00N
TTUH	VCC=4.5V TCL=200mA	C1=50PF R1=50	5 10	0.000 0.020	10.47N 9.47CH	10.17N 9.37CH	10.02N 9.72N	10.42N 9.47CH	9.97NN 9.17CH	12.00N 12.00N
TTU4	VCC=4.5V TCL=200mA	C1=50PF R1=50	1 2 13	0.000 0.020 0.030	21.47N 21.51N 20.96N	16.05N 16.05N 16.20N	12.53N 15.15N 17.75N	19.53N 19.45N 19.65N	19.73N 19.65N 19.28N	20.10N 20.00N 20.20N
TPNL	VCC=4.5V TCL=200mA	C1=50PF R1=50	1 2 13	0.000 0.020 0.030	22.55N 22.42N 22.07N	19.54N 19.40N 19.05N	18.84N 18.67N 18.32N	18.56N 18.40N 18.05N	20.67N 20.56N 20.21N	20.32N 20.00N 20.00N

55450 DUAL PERIPHERAL POSITIVE-AND DRIVER (SWITCHING TIME-TTL GATE ONLY)  
TEMPERATURE=25DEG C ; DATE=15 DEC 82 TIME=15:52:02

P/N	TEST CONDITIONS	TEST PIN#	LO-LIMIT	SN1	SN2	SN3	SN4	SNS	HI-LIMIT	UNITS
				SN1	SN2	SN3	SN4	SNS	HI-LIMIT	UNITS
T2011	UCC-4.5V CL-52FF0	1	0.000	11.50N	12.02N	10.87N	12.44N	12.21N	22.00N	S
		2	0.000	12.15N	12.61N	11.46N	13.03N	12.80N	22.00N	S
		13	0.000	10.93N	11.35N	10.24N	11.81N	11.50N	22.00N	S
T2012	UCC-4.5V CL-52FF0	1	0.000	7.94N	8.40N	8.10N	8.47N	8.25N	9.00N	S
		2	0.000	7.75N	8.12N	7.81N	8.15N	8.00N	9.00N	S
		13	0.000	6.50N	7.19N	7.19N	7.42N	7.51N	8.50N	S

55450 DUAL PERIPHERAL POSITIVE-AND DRIVER (SWITCHING TIME-TTL GATE ONLY)  
TEMPERATURE=25DEG C ; DATE=15 DEC 82 TIME=15:51:51

P/N	TEST CONDITIONS	TEST PIN#	LO-LIMIT	SN1	SN2	SN3	SN4	SNS	HI-LIMIT	UNITS
				SN1	SN2	SN3	SN4	SNS	HI-LIMIT	UNITS
T2011	UCC-4.5V CL-52FF0	1	0.000	11.44N	12.00N	11.80N	12.30N	12.00N	22.00N	S
		2	0.000	12.34N	12.80N	12.50N	13.00N	12.80N	22.00N	S
		13	0.000	10.24N	10.70N	10.50N	10.80N	10.50N	22.00N	S
T2012	UCC-4.5V CL-52FF0	1	0.000	7.71N	8.17N	8.07N	8.43N	8.22N	9.00N	S
		2	0.000	7.52N	7.88N	7.78N	8.04N	7.83N	9.00N	S
		13	0.000	6.28N	6.65N	6.55N	6.81N	6.54N	9.00N	S

55450 DUAL PERIPHERAL POSITIVE-AND DRIVER (SWITCHING TIME-TTL GATE ONLY)  
TEMPERATURE=25DEG C ; DATE=15 DEC 82 TIME=15:51:51

P/N	TEST CONDITIONS	TEST PIN#	LO-LIMIT	SN1	SN2	SN3	SN4	SNS	HI-LIMIT	UNITS
				SN1	SN2	SN3	SN4	SNS	HI-LIMIT	UNITS
T2011	UCC-4.5V CL-52FF0	1	0.000	14.20N	15.70N	13.40N	14.30N	13.20N	22.00N	S
		2	0.000	15.00N	16.50N	14.20N	15.10N	14.00N	22.00N	S
		13	0.000	12.80N	14.30N	12.50N	13.40N	12.30N	22.00N	S
T2012	UCC-4.5V CL-52FF0	1	0.000	10.50N	11.00N	9.70N	10.40N	11.30N	10.50N	S
		2	0.000	11.30N	12.00N	10.70N	11.40N	11.20N	10.50N	S
		13	0.000	9.00N	9.70N	8.70N	9.40N	9.20N	10.50N	S

55450 DUAL PERIPHERAL POSITIVE-AND DRIVER (SWITCHING TIME-TRANSISTOR ONLY)  
 TEMPERATURE-25DEG C ; DATE-15 DEC 80 TIME-15:46:41

TEST CONDITIONS	TEST POINTS	TEST POINTS	LO-LIMIT	SN1	SN2	SN3	SN4	SNS	HI-LIMIT	UNITS
IB-220MA CL-50PFD	IC-220MA R1-50	1 2	0.003 0.002	8.320N 8.120N	8.320N 8.470N	8.420N 8.520N	9.110N 8.970N	8.522N 8.950N	15.00N 15.00	S
IP	IB-220MA CL-50PFD	1 2	0.003 0.003	8.750N 8.570N	8.670N 8.660N	8.720N 8.700N	9.120N 9.210N	8.814N 8.700N	20.00N 22.60N	S
TS	IB-220MA CL-50PFD	1 2	0.003 0.003	11.32N 11.92N	11.35N 11.35N	11.35N 11.27N	12.17N 12.01N	11.44N 11.25N	15.00N 15.20N	S
TF	IB-220MA CL-50PFD	1 2	0.003 0.003	9.910N 9.940N	8.910N 8.920N	8.920N 8.920N	9.020N 9.020N	8.750N 8.670N	15.20N 15.00N	S


55450 DUAL PERIPHERAL POSITIVE-AND DRIVER (SWITCHING TIME-TRANSISTOR ONLY)  
 TEMPERATURE-25DEG C ; DATE-15 DEC 80 TIME-19:10:56

TEST CONDITIONS	TEST POINTS	TEST POINTS	LO-LIMIT	SNS	SN3	SN4	SNIC	HI-LIMIT	UNITS	
IP	IB-220MA CL-50PFD	1 2	0.000 0.000	3.160N 3.160N	8.320N 8.220N	8.320N 8.530N	8.520N 8.470N	9.150N 8.532N	15.00N 15.00	S
TP	IB-220MA CL-50PFD	1 2	0.000 0.000	9.200N 9.200N	9.200N 8.420N	9.200N 8.870N	9.320N 8.740N	9.170N 9.110N	20.00N 20.00N	S
TS	IB-220MA CL-50PFD	1 2	0.000 0.000	11.37N 11.62N	11.37N 11.37N	11.37N 11.25N	11.44N 11.25N	11.14N 10.97N	15.00N 15.00	S
TF	IB-220MA CL-50PFD	1 2	0.000 0.000	10.54N 9.920N	9.110N 9.020N	9.410N 9.370N	9.510N 9.370N	10.00N 10.00N	15.00N 15.00	S

55459 DUAL PERIPHERAL POSITIVE-AND DRIVER (SWITCHING TIME-TRANSISTOR ONLY)  
 TEMPERATURE-25DEG C ; DATE-15 DEC 82 TIME-19:30:47

PARAMETER	TEST CONDITIONS	TEST PINS	LO-LIMIT	SN11	SN12	SN13	SN14	SN15	HI-LIMIT	UNITS
TD	IB-20mA CL-50PF	IC-200mA R1-50	1 2	0.500 0.600	2.72N 2.61N	0.350N 0.350N	10.77N 10.75N	8.55N 8.42N	9.72N 9.65N	15.00N 15.00N
TR	IB-20mA CL-50PF	IC-200mA R1-50	1 2	0.500 0.500	5.75N 3.65N	10.41N 10.32N	10.13N 9.94N	9.21N 9.07N	10.78N 10.53N	20.00N 20.00N
TS	IB-20mA CL-50PF	IC-200mA R1-50	1 2	0.500 0.500	11.77N 11.67N	11.51N 11.47N	11.87N 11.75N	11.13N 11.10N	12.50N 12.40N	15.00N 15.00N
TF	IB-20mA CL-50PF	IC-200mA R1-50	1 2	0.500 0.600	10.37N 9.57N	10.12N 9.65N	9.72N 10.03N	10.15N 10.35N	10.54N 10.63N	15.00N 15.00N

08:19:53 17 DEC 88  
DEVICE TYPE 554583  
LOGGED BY 4503  
FROM 5 5 AT 000-4-EU  
TO 5 AT 000-4-EU




LOT NO	LOT NO	LOT NO	LOT NO	LOT NO
8.10888888	9.10888888	10.10888888	11.10888888	12.10888888
11.653505	11.653505	11.653505	11.653505	11.653505
SAMPLES	SAMPLES	SAMPLES	SAMPLES	SAMPLES
36	36	36	36	36

LOW AT 0CC-4.SU  
HIGH AT 554505  
0812E:58 117 250 36  
03 0812E:58 117 250 36  
DEVICE 117 250 36


LIMIT

12.00N




LOW VALUE = 8.26999N HIGH VALUE = 10.4700N SAMPLES = 30  
LOW VALUE = 8.26979N HIGH VALUE = 10.4702N SAMPLES = 30  
TTLH 0 +25 DEG C


13:54:33 2005-06-25 13:54:33 2005-06-25




111-34

VALVE AT 5 FROM D5459 LOCATED 1313618 17 DEC 82  
TPHL AT UCC-4.5U








III-37


VALUE AT TIME 5 FROM LOGGED 15:34:27 17 DEC 80  
TD-DELAY TIME 5 FROM LOGGED 15:34:27 17 DEC 80  
DEVICE TYPE 554508


LIMIT



DISPLAY TD-DELAY TIME @ 425 DEG C  
LOW VALUE • 8.05021N HIGH VALUE • 10.77021N SAMPLES • 30  
LOW VALUE • 8.05021N HIGH VALUE • 12.77021N SAMPLES • 30


VALUE AT 5: FPC0 LOG:JED 15:39:27 17 DEC 80  
TR-RISE TIME AT 18.00A,IC-22mA





LOGGED AT 5:11:34 17 DEC 80  
FROM DC450 LOG:JED  
AT 20-A,IC-22044

LIMIT




III-41

LOW VALUE = 8.670002N HIGH VALUE = 10.51000N SAMPLES = 39  
LOW VALUE = 8.570002N HIGH VALUE = 10.51000N SAMPLES = 30


VALUE AT  $V_{CO} = 3.0$  VPP = 5.0V LCG = JED 09:20:16 17 DEC 82  
AF51 AT  $V_{CO} = 3.0$  VPP = 5.0V LCG = JED DEVICE TYPE 554508

卷之三




36	33-42500	High Tech Industries	67.45530	100000000
37	33-42500	High Tech Industries	67.45530	100000000
38	33-42500	High Tech Industries	67.45530	100000000
39	33-42500	High Tech Industries	67.45530	100000000

VALUE AT 5 FPCN DP4502.LOC:JED 09:27:56 17 DEC 82  
NFE2 AT 1/50-3U,1C=30mA DEVICE-1PE 554508




LOW VALUE •	61.89000	HIGH VALUE •	61.89000	LOW VALUE •	61.89000	HIGH VALUE •	61.89000
		HIGH DISPLAY •	85.19000			HIGH TOTAL •	85.12000
							SAMPLES •



VALUE AT 5 FPM, 24454, LOGGED 141115Z 15 DEC 72  
REC AT 18.000, 10.000, 0.000  
DEVICE TYPE SS4513


LIMIT




DEG C  
DISPLAY  
0 +25 DEG C  
HIGH VALUE = 957.5000<sup>00</sup> SAMPLES = 30  
TOTAL = 957.5000<sup>00</sup>  
LOW VALUE = 859.1000<sup>00</sup> HIGH VALUE = 957.5000<sup>00</sup> SAMPLES = 30

VALUE AT \$ FROM D:450.LOGJED 13:56:126 19 DEC 80  
UCESSAT AT 1b-10ma.Ic-168ra DEVICE TYPE 55450B

LIMIT



DATA AT 5 FROM D1450 LOCATED AT 1b-30a1c-22a9  
DEVICE AT 5 FROM D1450 LOCATED AT 14:64:93 19 DEC 93  
DEVICE TYPE 554528



VALUE AT 5 FROM D6450 LOGGED 14:40:08 17 DEC 80  
UCB01 AT IC-1030A DEVICE TYPE 555608

LIMIT

102.0

35.00

3

2


0

103.0  
93.00  
83.00  
73.00  
63.00  
43.00  
33.00  
0

UCB01 @ +25 DEG C  
LOW VALUE = 52.85000 HIGH VALUE = 81.95000 SAMPLES = 30  
LOW VALUE = 52.85000 HIGH VALUE = 81.95000 SAMPLES = 30

VALUE AT  $I_c = 5$  FPCM D7450 LOG:UED 14:48:55 17 DEC 80  
VCEP1 AT  $I_c = 1000\mu A$ ,  $R_{be} = 500$  ohms

LIMIT



III-49

LOGIC AT 1000000 FROM 22450 LOGIC 14:59:42 7 DEC 88  
DEBO AT 1000000

LFBIT

	5.000	10.00	15.00	20.00	25.00
16					
15					
14					
13					
12					
11					
10					
9					
8					
7					
6					
5					
4					
3					
2					
1					
0					

III-50

LOW VALUE • 5.000000 HIGH VALUE • 6.000000 SAMPLES • 30  
LOW VALUE • 5.000000 HIGH VALUE • 6.000000 SAMPLES • 30

## SECTION IV

### MEMORY CORE DRIVERS

#### TABLE OF CONTENTS

4.1	Introduction	IV-1
4.2	Description of Device Types	IV-1
4.3	Test Development	IV-4
4.4	Test Results and Data	IV-4
4.5	Slash Sheet Development	IV-14
4.6	Conclusions and Recommendations	IV-14

## SECTION IV

### MEMORY CORE DRIVERS MIL-M-38510/130

#### 4.1 Introduction

The 55325/326/327 family of memory core drivers is the first line of core drivers to be characterized for RADC. Based on high previous utilization of these devices in military systems, both Texas Instruments and Fairchild Semiconductor recommended characterization of these devices. It is expected, however, that usage in new military systems will be on a decline. Table 4-1 gives some specifics on the devices tested and their relationship to the military slash sheet device types.

Table 4-1 Table of Device Types Specified

Device Type	Generic Type	Manufacturer Symbol	Output Configuration
130-01	55325	F, T	Dual source and dual sink
130-02	55326	F, T	Quad sink
130-03	55327	F, T	Quad source

F = Fairchild Semiconductor (discontinued mid-1980)

T = Texas Instruments

The manufacturer symbol column reflects the source of the devices which were to be characterized. Other vendors produce the 55325 but were not included in the characterization effort since they did not express interest in the devices. Fairchild memory core drivers were characterized. These devices were discontinued by Fairchild after characterization. Texas Instruments components were received too late to be characterized.

#### 4.2 Description of Device Types

The 55325/326/327 family of devices provide 600 mA of source or sink capability for memory core driver applications. Block diagrams of the various devices are given in Figure 4-1, and detailed schematics are given in Figure 4-2. The input circuit of the core drivers is identical to that used in a standard TTL gate. However, the totem pole driver and the output stage are designed differently in order to deliver higher output currents, to provide level translation from standard TTL levels to higher output voltages, and to provide a method of controlling maximum output current.




Figure 4-1 Block Diagrams, Memory Core Drivers




Figure 4-2 Schematic Circuits, Memory Core Drivers

Device Type 01      Device Type 02      Device Type 03

The primary difference between the 55325, 55326 and the 55327 memory core drivers is their output arrangement. The 55325 provides two source and two sink outputs. The 55326 furnishes 4 sink outputs and the 55327 has 4 "source outputs".

#### 4.3 Test Development

The test development for memory core drivers was similar to the bench test development for peripheral drivers (see Section 3.3).  $V_{IH}$ ,  $V_{IL}$ ,  $V_{IK}$ ,  $I_I$ ,  $I_{IH}$ ,  $I_{IL}$ ,  $I_{CC}$  (off),  $I_{CC1}$  and  $I_{CC2}$  are tested in much the same way as they are for standard TTL gates.

All other test parameters require special consideration, however, since they involve pulse measurement techniques or high speed switching of the devices under test.

A simplified schematic for the static test circuit is included in Figure 4-3. (The actual test box developed contained all of its own loads, drive signals and power supplies.

Schematics of the switching time test circuits are included in figures 4-4, 4-5, 4-6 and 4-7. Automatic tests were not implemented for characterization of this device family.

#### 4.4 Test Results and Data

A total of 24 memory core drivers were bench tested at  $T_A = 25^\circ\text{C}$ . Sample test data of devices parameters is included in Table 4-2. Testing the 55325 family of devices is straightforward, requiring simple load circuits and TTL type test conditions. Testing is complicated, however, by the large combination of input and output configurations required by the device under test.

Tests that require unusual techniques are described below:


##### Saturation "Voltage", $V_{(SAT)}$

$V_{(SAT)}$  is measured using pulse techniques. The manufacturers data sheet specifies that  $t_w = 200 \mu\text{s}$  with a duty cycle of  $\leq 2\%$ . The devices were measured over a range of repetition rates and duty cycles. The measured  $V_{CE(SAT)}$  was relatively insensitive to changes in both test conditions. (Refer to figure 4-8.)

This parameter must be measured at the DUT pins to minimize measurement error.

Parameter	Test	Conditions	Pin	Test								mA		
				5:11	5:12	8:13	5:14	5:15	5:16	5:17	5:18	5:19		
$V_{CC1}$	$V_{CC1}=5V, V_{CC2}=2.4V$		4	1.3	1.4	1.4	1.3	1.3	1.4	1.4	1.4	1.4	1.3	
			3,14	1.4	1.3	1.3	1.4	1.4	1.4	1.4	1.4	1.4	1.3	
			5	1.36	1.36	1.34	1.35	1.32	1.29	1.35	1.35	1.36	1.34	
			9	1.36	1.36	1.34	1.35	1.34	1.30	1.33	1.35	1.35	1.35	
			6	1.34	1.33	1.34	1.32	1.36	1.27	1.34	1.34	1.33	1.35	
			11	1.37	1.34	1.35	1.36	1.37	1.37	1.36	1.37	1.34	1.35	
$I_{OII}$	$V_{CC1}=4.5V, V_{CC2}=2.4V$		1	2	9	3.1	3.0	3.1	3.0	3.1	3.4	3.2	3.5	
			7	23.1	23.2	23.1	23.1	23.1	23.2	23.2	23.1	23.1	23.1	
			10	23.1	23.2	23.2	23.1	23.2	23.3	23.2	23.1	23.2	23.2	
$I_{OL}$	$V_{CC1}=4.5V, V_{CC2}=2.4V$		3	0.85	0.75	0.75	0.77	0.64	0.77	0.78	0.80	0.72	0.85	
			11	0.86	0.76	0.77	0.77	0.64	0.78	0.80	0.81	0.74	0.81	0.87
$I_{IL}$	$V_{CC1}=5.5V, V_{CC2}=2.4V$		14	0.90	0.76	0.77	0.77	0.64	0.79	0.81	0.82	0.75	0.80	0.88
			9	0.93	0.83	0.84	0.84	0.83	0.65	0.84	0.86	0.89	0.81	0.89
			11	0.93	0.83	0.84	0.84	0.83	0.65	0.84	0.86	0.89	0.81	0.89
			4	1.72	1.51	1.52	1.52	1.54	1.27	1.55	1.58	1.62	1.47	1.68
			5	1.71	1.51	1.52	1.54	1.26	1.54	1.59	1.62	1.47	1.68	1.72


TABLE 4-2. Sample Test Data, 55325.



Notes:

1. All relays are in the de-energized position.
2.  $R_1 = 300 \text{ ohms} \pm 5\%$  carbon.
3.  $R_2 = 39 \text{ ohms} \pm 5\%$  carbon.
4.  $R_3 = 22 \text{ ohms} \pm 5\%$  carbon.

Figure 4-3 Simplified Static Test Circuit Diagram for  
Memory Core Drivers




Notes: 1. The pulse generator has the following characteristics:

$$PRR = 0.2\mu\text{s}, t_p = 200\text{ns}, Z_{\text{out}} \approx 50 \Omega.$$

2.  $R_L = 1\text{Kohm} \pm 5\%$  carbon.
3.  $C_L = 50\text{pF} \pm 5\%$ , including probe and jig capacitance.
4.  $R_1 = 30\Omega$  ohms  $\pm 5\%$  carbon.

Figure 4-4      Switching Time Test Circuit for Device Type 01






Notes: 1. The pulse generator has the following characteristics:

$$PRR = 1.2 \mu\text{s}, t_p = 200 \mu\text{s}, Z_{\text{out}} = 50 \Omega$$

2.  $R_L = 24 \Omega \pm 5\%$  carbon.
3.  $C_L = 50 \text{ pF} \pm 5\%$ , including probe and jig capacitance.
4.  $R_1 = 1 \text{ ohms} \pm 5\%$  carbon.

Figure 4-9. Switching Time Test Circuit for Device Type 01




Notes: 1. The pulse generator shall have the following characteristics:

$Z_{out} \approx 50 \text{ ohms}$  - For testing  $V_{OH}$  (after switching)  
 $\text{PRR} = 12.5 \text{ kHz}$ ,  $t_p = 40 \mu\text{s}$  - For all other tests.  
 $\text{PRR} = 0.2 \mu\text{s}$ ,  $t_p = 200 \text{nS}$ .

2.  $C_L = 50 \text{ pF} \pm 5\%$  (including jig and probe capacitances).
3.  $R_L = 4.1 \text{ ohms} \pm 5\%$  carbon for  $V_{OH}$  tests. For all other tests  
 $R_L = 22 \text{ ohms} \pm 5\%$  carbon.
4. Connect  $V_0$  to  $V(Clamp)$  for device type '02. For device type '03,  
connect  $V_0$  to  $VCC$ .
5.  $R_1 = 3 \text{ ohms} \pm 5\%$  (device type '03 only).

Figure 4-6 Switching Time Test Circuit for Device Types 02 and 03



Notes: 1. The pulse generator shall have the following characteristics:

$$Z_{out} \approx 50 \text{ ohms}, PRR = 0.2 \mu s, t_p = 200 \text{ ns}$$

2.  $C_L = 5 \mu \text{F} \pm 5\%$  (including jig and probe capacitances).
3.  $R_L = 100 \text{ ohms} \pm 5\%$  carbon.
4.  $R_L = 300 \text{ ohms} \pm 5\%$  carbon.

Figure 4-7     Switching Time Test Circuit for Device Type 03

$V_{(SAT)}$  = .38  
Rep Rate = 10  
Duty Cycle = 2%



$V_{(SAT)}$  = .389  
Rep Rate = 10 m  
Duty Cycle = 10%



$V_{(SAT)}$  = .38  
Rep Rate = 10  
Duty Cycle = 20%



Figure 4-8 Saturation Voltage vs. Duty Cycle  
for 55325 Device

### Switching characteristics $T_{THL}$ , $T_{HHL}$ , $T_{PLH}$ , $T_{PHL}$


The following guidelines were used to ensure accurate and repeatable switching time measurements:

1. Test circuits were built on ground planes to minimize induced noise through signal returns and to minimize circuit inductances. High frequency wiring techniques were used throughout.
2. All power supply voltage pins were bypassed as close to the device under test (DUT) as possible. All supply lines were then checked for noise with the DUT switching.
3. The total bandwidth of the oscilloscope mainframe, plug ins, and probes were selected and verified to provide an overall oscilloscope measurement bandwidth of 350 MHz. This translates to an oscilloscope rise/fall time of  $\pm 1$  ns.
4. All probes were adjusted for proper compensation.
5. The time skew between channels on the oscilloscope was nullled out.
6. The input signal to the DUT was terminated to minimize line reflections. The input signal lines are made as short as possible to shorten the time frame during which any residual reflections might occur.
7. Supply voltages were carefully regulated to minimize switching time measurement errors due to supply voltage variation.
8. Load capacitance was adjusted for probe capacitance.

Most of the switching parameter results were as expected; however, one anomaly was discovered in  $T_{PHL}$  measurements at the source outputs for the 55325 devices. As shown in Figure 4-9, the high to low output transition shows a very high initial slope, but suddenly flattens out approximately 10 ns after the start of the output transition.

Figure 4-9A

$T_{PHL}$  source output, 55325  
Vendor A  
 $C_L = 25 \text{ pF}$   
 $R = 1 \text{ K}$






Figure 4-9B

FULL source output, 55325

Vendor B

$$C_1 = 25 \text{ pF}$$

$$R_1 = 1 - K$$

One possible explanation for this effect involves reverse recovery action in the output stage.

As shown in Figure 4-10 (the simplified schematic diagram), the source section of the 5532 consists of a standard TTL inverter followed by a high voltage totem pole driver and an emitter follower output. Assume that the input is initially in a logic low state.  $Q_5$  is off, causing the Darlington pair (consisting of  $Q_3$  and  $Q_4$ ) to be on and  $Q_5$  to be off.

Hence,  $Q_1$  is conducting and the output is in a high state.




Figure 4-10. Simplified source section of 55325

If the input to the gate were to change from the low state to the high state, the collector of  $Q_1$  will become forward biased,  $Q_3$  will turn on,  $Q_2$  and  $Q_4$  will turn off, and  $Q_5$  will start to conduct.

As the totem pole driver (consisting of Q<sub>2</sub>, Q<sub>3</sub> and Q<sub>4</sub>) changes state, the bias voltage across the emitter junction of Q<sub>1</sub> changes from the forward direction to the reverse direction. Reverse recovery action begins in the emitter of Q<sub>1</sub>, tending to discharge C<sub>L</sub> rapidly through the emitter of Q<sub>1</sub> and through Q<sub>2</sub>. After recovery, Q<sub>1</sub> is cut off and C<sub>L</sub> is left to discharge through R<sub>L</sub>. Hence, the output of the core driver shows a two slope transition. The steep initial transition is due to discharge of C<sub>L</sub> primarily through Q<sub>1</sub>, and the flatter portion of the transition occurs as C<sub>L</sub> discharges through R<sub>L</sub>.

A similar effect could occur with emitter breakdown of Q<sub>1</sub> during a high to low output transition. Further work is needed to investigate the exact cause.

#### 4.6 Slash Sheet Development

The military specification (MIL-M-38510 slash sheet) on memory core drivers was developed in parallel with the characterization effort. As the test circuits and procedures were proofed out in the taking of device data, they were also incorporated into the slash sheet. With few exceptions, the proposed slash sheet Table I parameters and limits are the same as in the manufacturers data sheets. Limit changes were made only to switching parameters. An anomaly was observed in T<sub>THL</sub> at the source outputs for the 55325. Further investigation is needed to fully understand the cause.

#### 4.7 Conclusions and Recommendations

Twenty-four generic 55325 series memory core drivers were bench tested at GEOS. The devices tested in a predictable fashion and within manufacturers limits except for selected switching time measurements. The data and slash sheet parameters and limits will be reviewed by interested manufacturers prior to issuance of MIL-M-38510/130.

SECTION V

CMOS MULTIPLYING D/A CONVERTERS

MIL-M-38510/127

Table of Contents

	Page
5.1 Introduction	V-1
5.2 Description of Device Types	V-2
5.3 Test Development	V-5
5.4 Test Results and Data	V-11
5.5 Discussion of Data	V-14
5.6 Slash Sheet Development	V-16
5.7 Conclusions and Recommendations	V-24

AD-A102 841

GENERAL ELECTRIC CO PITTSFIELD MA ORDNANCE SYSTEMS  
ELECTRICAL CHARACTERIZATION AND SPECIFICATION OF PERIPHERAL DRI-ETC(U)  
MAY 81 J S KULPINSKI, T HACK, T SIMONSEN

F/6 9/5

F30602-80-C-0057

NL

UNCLASSIFIED

RADC-TR-81-72

200-2  
40  
40-1987

END  
DATE  
FILED  
9-81  
DTIC

## SECTION V

MIL-M-38510/127

## 5.1 Introduction

CMOS multiplying digital to analog converters were initially introduced in late 1973 by Analog Devices. Since then these devices have been used in many applications and several other manufacturers have incorporated them into their product lines. Table 5-1 shows the CMOS multiplying DA converters to be specified in MIL-M-38510/127.

Table 5-1. Table of Device Types Specified.

Device Type	Generic Type	Manufacturer Code *	Multiplying D/A Converter Description
01	AD7523S	A,M	8-bit res., 8-bit lin.
02	AD7520U	A,M,I,N	10-bit res., 10-bit lin.
03	AD7521U	A,M,I,N	12-bit res., 10-bit lin.
04	AD7541T	A,I	12-bit res., 12-bit lin.
05	AD7541T	A,I	12-bit res., 12-bit lin.**
06	DAC1020LD	N	10-bit res., 10-bit lin.
07	DAC1220LD	N	12-bit res., 10-bit lin.
08	DAC1218LD	N	12-bit res., 12-bit lin.
09	DAC1220LD	N	12-bit res., 12-bit lin.**

\*Manufacturer Code

A = Analog Devices

M = Micro Power

I = Intersil

N = National Semiconductor

\*\*Best fit linearity. All others are specified with end-point linearity.

Later deleted in slash sheet per agreement reached at JEDEC JC-41 meeting, 12 Feb 81.

A recommendation for characterization and possible slash sheet action was made by the JC-41 Committee to RADC. Some device features which should sustain this recommendation are as follows:

1. First monolithic 10-bit D/A converter. (AD7520)
2. Many potential applications and user options.
3. Cost effective with other competing process technologies.
4. Device is sourced by several manufacturers.
5. Low power dissipation.
6. Usage in military systems is high.

#### 5.2 Description of Device Types

This CMOS series of multiplying D/A converters are fabricated with a deposited thin film R-2K ladder over a CMOS integrated circuit. A functional schematic of a typical circuit is shown in Figure 5-1.




Figure 5-1. CMOS Multiplying D/A Converter

The R-2K ladder resistors consists of silicon-chromium material arranged to provide the network shown. In one vendor's design, these resistors have nominal values of 10 K ohms and 20 K ohms with an absolute temperature coefficient of approximately  $-350 \text{ ppm}/\text{oC}$  and a tracking temperature coefficient of better than 1 ppm/oC.

When a voltage is applied to the reference terminal of the structure, the precision of the binary division of current is governed by the matching of the resistors and the drop across the associated switches. For proper operation on the output terminals Iout1 and Iout2 should be as close to ground reference as possible. The CMOS switches of the integrated cir-




Figure 5-2. CMOS Switch Schematic

With the application of a DTL/TTL/CMOS compatible logic signal, two CMOS inverters assume the proper states to drive their respective output switches such that one is "ON" and the other "OFF". The end result is that the same ladder current is steered in either direction. A logic "high" input results in an  $I_{out1}$  switch position and current flow.

Most applications of these R-2R ladder and switch networks involve an external operational amplifier configured as a current to voltage converter. The feedback resistor for this op amp is one of the deposited thin film resistors. Figure 5-3 shows how both devices are connected together to form a voltage output multiplying DAC. The digital input word determines the states of all of the bits from the MSB (Most Significant Bit) to the LSB (Least Significant Bit). All of the binary currents gated through logic "1" positioned switches flow through the feedback resistor to the op amp output. Therefore,

$$E_o = -I_{out1} * R_{fb}$$

The current  $I_{out1}$  is the product of the reference voltage and the digital binary fraction divided by the R-2R ladder input resistance.

$$I_{out1} = D * E_{ref}/Z_{in}$$

where

$$D = B_1*(1/2) + B_2*(1/4) + B_3*(1/8) + \dots B_N*(1/2^N)$$

$B_1$  thru  $B_N$  are 1 or 0.




Figure 5-3. Typical Voltage Output MDAC Application

For the more common 2-quadrant multiplication application of an 8 bit device as shown in Figure 5-3, the relationship between digital input and analog output is as follows:

Digital Input	Analog Output
1111 1111	$-\text{VREF} * (1 - 1/2 \exp 8) = -\text{VREF} * (255/256)$
..... .....	.....
..... .....	.....
1000 0001	$-\text{VREF} * ((1/2) + (1/2 \exp 8)) = \text{VREF} * (129/256)$
1000 0000	$-\text{VREF} * (1/2)$
..... .....	.....
..... .....	.....
0000 0001	$-\text{VREF} * (1/2 \exp 8) = -\text{VREF} * (1/256)$
0000 0000	0

This current mode DAC has an output impedance which varies with the input digital code word. Parasitic output capacitance interacting with this variable output impedance can result in poor closed loop response (either reduced bandwidth or ringing). A compensating capacitor across the output amplifier feedback resistor is recommended. Since the output impedance varies, the noise gain of the output op amp will result in a variable gain to noise and offsets. The op amp should therefore have low offset, low offset drift, and low noise. Also grounding techniques should be given careful consideration.

### 5.3 Test Development

A variety of devices were procured from three manufacturers as shown in Table 5.2.

Table 5.2. Device Types for Characterization.

Generic Type	Manufacturer	Quantity	Date Code
AD7523UD	Intersil	10*	7947
AD7523TD	Intersil	6*	7947
AD7520UD	Intersil	11*	7947
AD7520UD	Analog Devices	15	8006
AD7520UD	Analog Devices	10	8019
AD7521UD	Intersil	12*	7947
AD7521UD	Analog Devices	7*	8030
AD7541KD	Intersil	15*	7949
AD7541TD	Analog Devices	10	8038,8021
DAC1218	National	10*	8045

\*Data was submitted with the devices.

Much of the test development for the CMOS MDAC characterization originated with the work done in characterizing the AD562 D/A converters. Many of the test techniques are similar.

#### CMOS MDAC Test Parameters

At a JC-41 meeting in August 1979 the manufacturers presented a proposed CMOS MDAC Specification. A list of parameters is shown in Table 5-3.

Table 5-3. Test Parameters for Characterization.

Item No	Symbol	Test Parameter
1	$I_{cc}$	Supply Current
2	$I_{ref}$	Reference Input Current
3	$I_{IL}$	Digital Input Leakage Current (logic 0)
4	$I_{IH}$	Digital Input Leakage Current (logic 1)
5	$I_{ZS}$	Zero Scale Current ( $I_{OUT1}$ at logic 0 input)
6	$dI_{ZS}/dT$	Zero Scale Current Drift
7	$I_{ZS}'$	Zero Scale Current ( $I_{OUT2}$ at logic 1 input)
8	$+dVFS$	Gain Error (Full Scale) with +10V Reference
9	$-dVFS$	Gain Error (Full Scale) with -10V Reference
10	$dVFS/dT$	Gain Error Drift
11	$+PSS$	Power Supply Sensitivity (+ 1V change)
12	$-PSS$	Power Supply Sensitivity (- 1V change)
13	LE	Linearity Error (End Point)
14	LE(BF)	Linearity Error (Best Fit)
15	MCE	Major Carry Error
16	FTE	Feedthrough Error
17	$t_{SLR}$	Output Current Settling Time (low to high)
18	$t_{SHL}$	Output Current Settling Time (high to low)
19	$C_o$	Output Capacitance
20	en	Noise (broadband)

Test parameter items 1 through 15, except LE(BF) were setup to be measured on GEOS' S-3270 Automatic Tester. All of these parameters are static. The static test circuit is shown in Figure 5-4. This circuit is very similar to the one used in testing the AD562 D/A Converters. There were, however, several essential differences which had to be made. Since the CMOS multiplying D/A's use a variable reference, it was decided that data had to be taken for several reference voltage conditions. These conditions were chosen at + 10 V, - 10 V, and + 1.25 V. A Fluke 5100B was used to generate the different reference voltage levels. The 16 bit reference D/A converter was remotely located from the adapter through a ribbon cable so that it could be used with other test adapters. In order to maintain voltage accuracy at the adapter U6 error amplifier, the reference D/A output buffer U4 has its output to feedback connection made at the error amplifier output. Also a ground driver U2-U3 is used to force the DUT and adapter ground to be at the same potential as the external reference D/A. The IOUT1 current output of the DUT is converted to a voltage by means of op amp U5. Since a millivolt of op amp offset voltage at 10 volts full scale causes a 0.01% linearity error, it is important that this offset be trimmed out. In other words, Iout1 and Iout2 must go to virtual ground and output ground for proper operation. The offset adjustment of U5 is done with relays K1 and K4 energized. For any digital code word between zero scale and full scale, the test circuit and software are mechanized so that nearly equal and opposite voltages are generated by the reference D/A at the output of U4 and the DUT at the output of U5. The differences between these voltages is amplified by U6 with a gain setting of 100 V/V and appears at adapter output pin 21.

Since the reference D/A is accurate to 16 bits, it is assumed perfect and any error is charged against the DUT. The inverted voltage output of the DUT D/A at U5 is determined indirectly as follows:

$$EDUT = E_o/G - E_{REF} D/A$$

$$EDUT = -E_o/100 - 10(N)/2 \exp B$$

where

$G = -100$  V/V is the error amp gain


$N =$  decimal equivalent of the input digital code word

$B =$  number of bits

An inspection of the static test circuit shows that if the measured output voltage is positive, EDUT, although negative in polarity, has a greater magnitude than EREF D/A. Consequently, the DUT output has a positive scale error with respect to the Reference D/A.

The imaginary non-inverted value of the DUT D/A can then be written as

$$EDUT' = E_o/100 + 10(N)/2 \exp B$$



Notes: 1/ Op amp offset error ( $V_{IO} + I_{IB} R_F$ ) adds to linearity error since  $I_{OUT1}$  and  $I_{OUT2}$  must go to 0V. For 10:1 measurement accuracy with a 12 bit DAC, acceptable op amps include the LF155, LF156 and OP-05 with  $V_{IO}$  (adj.) and the OP-07 without  $V_{IO}$  (adj.).

2/ One millivolt of offset error on 10 VFS causes 0.01% linearity error.

Figure 5-4. Test circuit for static tests.

If a 12 bit MDAC at full scale had a measured adapter output  $E_o$  of 0.1 volts,

$$EDUT' = 0.1/100 + 10(4095)/4096$$

$$EDUT' = 0.001 + 9.99756 \text{ V}$$

$$EDUT' = 9.99856 \text{ V}$$

The full-scale error of the device in % can be determined from

$$+\Delta VFS = [(-E_o(FS)/G1)/9.99756] \times 100\%$$

$$+\Delta VFS = [(E_o(FS)/100)/9.99756] \times 100\%$$

$$+\Delta VFS = 0.1 E_o(FS) \% VFS$$

$$+\Delta VFS = (0.1)(.1) = + 0.01\% VFS$$

In millivolts the full-scale error is  $+\Delta VFS = 0.01\% \text{ of } 10,000 \text{ mV} = 1 \text{ mV}$ . The linearity error of the DUT output transfer characteristic from zero scale to full scale is perhaps the most important parameter to be measured. For characterization, GEOS's procedure has been to measure the adapter output error for all digital input codes. Thus for a 12 bit converter 4096 discrete measurements are required. Automatic calculations are then done to determine the deviation of each DUT output point from a straight line between the DUT's zero scale and full scale end points. Figure 5-5 shows the transfer characteristic of a hypothetical poor device compared to an ideal device.





Figure 5-5. CMOS MDAC Transfer Characteristic.

7520 DEVICE S/N 31 AT 25 SEG S  
VDD=+15.0 V UREF=10.0 V 03 FEB 81



APPLIED CODE  
16 64 128 256 384 512 640 768

LINEARITY ERROR (ALL CODES)

7520-10 BIT D/A CONVERTER

Figure 5-6. Automatic linearity plot.

After the linearity error is determined for each point the data can be automatically plotted as shown in Figure 5-6, or it can be summarized by listing the individual bit errors and the worst case positive and worst case negative bit errors and associated address codes.

By comparison the remaining parameters to be measured with the static test circuit are determined quite easily. Relays K1 and K3 are energized to measure the zero scale currents at I<sub>OUT1</sub> and I<sub>OUT2</sub> using U5 as a current to voltage converter. Input reference current, which is a function of the 10V reference and the impedance of the R-2R ladder network is measured directly by energizing K2 with all bits high.

Feedthrough error, settling time and output capacitance were determined with separate test fixtures as shown in Figures 5-7, 5-8 and 5-9.




Figure 5-7. Feedthrough Error Test Circuit.




Figure 5-8. Settling Time Test Circuit.




Figure 5-9. Capacitance Test Circuit.

#### 5.4 Test Results and Data

Characterization data was taken on twenty 10-bit devices from two vendors and fifteen 12-bit devices from three vendors. Each device was sequentially tested for all parameters at 25°C, -55°C and 125°C. The data was recorded in several different forms as follows:

1. A dedicated sheet for each device showing all parameters at all temperatures.
2. A comparison of the parameters of ten devices at one temperature on a sheet.
3. Parameter histograms of all devices at each temperature.
4. Plots of device bit linearity error vs applied digital input code.
5. Individual device histograms of bit linearity error vs frequency of occurrence.

The complete collection of data was published by GEOS in a handbook entitled:

Characterization Data for MIL-R-38510/127 CMOS Multiplying DA Converters (AD7520 & DAC 1020 Series)

Representative data sheets are shown in this report as follows:

- Table 5-4      Typical Mfr. Code A Device Data Sheet
- Table 5-5      Typical Mfr. Code B Device Data Sheet
- Table 5-6      Typical Mfr. Code C Device Data Sheet
- Table 5-7      Mfr. Code A Data (10 devices at 25°C)
- Table 5-8      Mfr. Code B Data (10 devices at 25°C)
- Table 5-9      Mfr. Code C Data (10 devices at 25°C)
- Figure 5-10     Histogram of Gain Error (20 devices)
- Figure 5-11     Linearity Error Distribution Histogram
- Figure 5-12     Linearity Error vs Input Code Plot
- Figure 5-13     Linearity Histogram at  $V_{REF} = + 10$  V for S/N 2
- Figure 5-14     Linearity Histogram at  $V_{REF} = - 10$  V for S/N 2
- Figure 5-15     Linearity Histogram at  $V_{REF} = 1.25$  V for S/N 2
- Figure 5-16     Linearity Plot at  $V_{CC} = +10$  V
- Figure 5-17     Linearity Plot at  $V_{CC} = -10$  V

### 5-5 Discussion of Data

The characterization data in all forms was reviewed to see how well it compares to the original limits proposed by the JC-41 Committee. A discussion of this data on a parameter by parameter basis follows:

#### Power Supply Current (I<sub>cc</sub>)

The power supply current is much less than the indicated 100  $\mu$ A limits when the digital inputs are at 0 V or V<sub>CC</sub> respectively. GEOS' data for these conditions is wrong because in making the measurements, full-scale was set at the 100  $\mu$ A recommended limit while the actual current was typically less than 1  $\mu$ A. As a consequence the machine accuracy and offset error swamped out the reading to be measured. This data was retaken on the bench and, except for one device, all values were less than 1  $\mu$ A. When the digital input levels were set at the 0.8 V to 2.4 V TTL compatible levels the supply current increased significantly, thus indicating more leakage in the OFF transistors of CMOS switches. At -55°C several vendor code B devices just exceeded the 2 mA maximum limit. GEOS recommends that the -55°C limit be raised to 2.5 mA.

#### Reference Current (I<sub>REF(+)</sub>, I<sub>REF(-)</sub>)

All of the data was between 0.8 and 1.3 mA compared to the 0.5 to 2 mA limits. This current reflects the value of the  $\mu$ -A ladder network.

#### Digital Input Leakage Current (I<sub>IL</sub>, I<sub>IH</sub>)

The individual device sheets were set up to indicate PASS or FAIL to summarize the results if any of the ten or twelve digital inputs had a failure. No failures were recorded and the histograms indicated a spread between 0 and 43 nanoamperes.

#### Zero Scale Current (I<sub>ZS</sub>, I<sub>ZS'</sub>)

Typical device data was much less than the recommended limits of +/- 200 nA. Except for one maverick device which measured -149.5 nA at 125°C, all other data was between -11 nA and 0. GEOS recommends that the limits be reduced to +/- 100 nA. It is believed that the single untypical value could be a measurement error because it does not agree with submitted vendor data.

#### Zero Scale Current Drift (dIZS/dT)

A review of the data indicates that limits of  $\pm 400$  pA/ $^{\circ}$ C would be reasonable. There was no JC-41 recommendation on this parameter.

#### Full Scale Error (+ dVFS, - dVFS)

The distribution of data between  $-45.6$  mV and  $17.6$  mV was well within the  $\pm 100$  mV recommended limits.

#### Full Scale Error Drift (dVFS/dT)

All of the data is within the  $\pm 10$  ppm VFS/V limits.

#### Power Supply Sensitivity (+ PSS, - PSS)

The distribution of data is very much tighter than the recommended limits of  $\pm 100$  ppm VFS/V. GEOS recommends that these limits be reduced to  $\pm 50$  ppm VFS/V.

#### Linearity Error (LE)

Linearity error is one parameter which cannot be negotiated. The linearity has to be within 1/2 LSB to meet the stated accuracy requirement. Most of the data is well within the  $\pm 1/2$  LSB limits. Figure 5-12 shows how the linearity for a typical device varies with its input code. Figures 5-13, 5-14 and 5-15 show the linearity histograms of one device (S/N 2) with  $V_{REF} = +10$  V,  $-10$  V and  $+1.25$  V respectively. Because of the apparent independence of reference voltage level the specification requirement to test at all three levels may be reduced to testing at  $+10$  V only.

#### Feedthrough Error (FTE)

All of the data for devices from vendors A and B were under 8.5 mVpp. These devices are within their 10 mVpp limit. Vendor Code C devices had feedthrough errors as high as 19 mVpp. These devices satisfy their 25 mVpp limit.

#### Output Current Settling Time (t<sub>SLH</sub>, t<sub>SHL</sub>)

All devices had data values within the recommended 1 usec maximum limit.

#### Output Capacitance (C<sub>O</sub>)

All device data satisfies the JC-41 committee's recommended limits.

#### 5.6 Slash Sheet Development

The slash sheet, MIL-M-38510/127, was developed as a joint effort of GEOS and the JC-41 Committee/Subcommittee. The majority of the test parameters were established early in the slash sheet development in a JC-41 Subcommittee meeting. One major change has been the deletion of +5V as a recommended operating supply voltage. All-codes data taken on a 7520 device from vendor A showed excessive linearity errors and differential linearity errors, especially at +125°C. A comparison of one such sample of data taken at two supply voltages is shown in the Appendix, Table 5-16 and Table 5-17. GEOS' recommendation to limit operating voltage to +15 volts was adopted by the JC-41 committee.

A major goal of the characterization was to develop an abbreviated test for linearity. Initial all-codes testing of the 7520 linearity error showed that the abbreviated test used for the 562 12-bit D/A Converter specified in MIL-M-38510/121 was invalid for the 7520, since it did not find the worst case codes having maximum linearity error. The following approach to an abbreviated test was developed by GE and is proposed for the slash sheet:

1. Measure all combinations of the four MSB's with the lower order bits OFF.
2. Measure each of the lower order bits with the four MSB's OFF.
3. Determine the code word with the most positive predictable error based on the above tests, and measure that error. Repeat this measurement but with all lower order bits complemented one at a time.
4. Repeat the third group of tests above, but with the most negative predictable error codes.

This abbreviated test is done in Group A at three temperatures. An all-codes test at three temperatures is also required on a sample basis in the slash sheet.

This device is used as a multiplying DAC in many applications. Therefore, it is also necessary to test its ability to convert digital inputs with a negative reference voltage applied. GE has characterized the 7520 device at three reference voltage levels: +10V, -10V, and +1.25 V. Linearity errors are comparable at all three reference levels, although in many cases the error is slightly greater at minus ten volts than at plus ten volts. In order to guarantee the performance for both polarities, the abbreviated test is also required to be run at both plus and minus 10 volt levels, and at +1.25 volts. This requirement will be further negotiated with the JC-41 committee.

Table I, Electrical Performance Characteristics, MIL-M-38510/127, is included in the following for reference.

### 5.7 Conclusions and Recommendations

The 7520 10-bit DAC (and the 7523 8-bit DAC which is manufactured using the 7520 chip) has been characterized and is judged suitable for use in military systems when procured via MIL-M 38510/127. Device manufacturers will review the characterization data and proposed slash sheet before the issuance of the final slash sheet.

The 7541 12-bit DACs have not yet been fully characterized at the time of writing of this report. That effort will be completed and integrated into the final released specification.

Table 3-4. Typical Mfr. Data A Device Data Sheet.

PARAMETER	DEVICE TYPE 7520		S/N 1		1 LS0		S.775P0		+125 IEC C	
	LO-LIM	SS DEG C	HI-LIM	LO-LIM	SS DEG C	HI-LIM	LO-LIM	SS DEG C	HI-LIM	LO-LIM
ICC - ALL INPUTS AT 0.0V	0.00	-1.00	100.	0.00	-3.00	100.	0.00	-2.50	100.	0.00
ICC - PLL INPUTS AT 1.8V	0.00	-4.87	100.	0.00	5.00	100.	0.00	5.84	100.	0.00
ICC - ALL INPUTS AT 0.8V	0.00	10.97	2.00	0.00	5.00	2.00	0.00	10.00	2.00	0.00
ICC - ALL INPUTS AT 2.4V	0.00	1.04	2.00	0.00	7.25	2.00	0.00	51.67	2.00	0.00
IREF(+) - ALL INPUTS AT 15U	500.0	915.0	2.00	500.0	940.0	2.00	500.0	965.0	2.00	500.0
IREF(-) - ALL INPUTS AT 15U	-2.00	-940.0	-500.0	-2.00	-960.0	-500.0	-2.00	-985.0	-500.0	-2.00
IIL - ALL INPUTS AT 0.0V	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00	PASSED	1.00	0.00
IIL - ALL INPUTS AT 0.8V	-2.00	PASSED	1.00	-2.00	PASSED	1.00	-2.00	PASSED	1.00	0.00
IIL - ALL INPUTS AT 15.0V	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00	PASSED	1.00	0.00
IIL - ALL INPUTS AT 2.4V	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00	PASSED	1.00	0.00
I2S - ALL INPUTS AT 0.0V	-2.00	-3.00	200.	-2.00	-2.50	200.	-2.00	-6.50	200.	0.00
I2S - ALL INPUTS AT 2.4V	-2.00	-2.50	200.	-2.00	-2.00	200.	-2.00	-6.50	200.	0.00
dI2S/dT - INPUTS AT 0.0V	-50.0	6.25	50.0	-50.0	6.00	50.0	-50.0	40.0	50.0	PA/OC
dI2S/dT - INPUTS AT 2.4V	-50.0	6.25	50.0	-50.0	6.00	50.0	-50.0	45.0	50.0	PA/OC
GAIN ERROR (UVFS)	-100.	-16.5	100.	-100.	-11.5	100.	-100.	-4.55	100.	0.00
GAIN ERROR (40PS/dT)	-10.0	-6.39	10.0	-10.0	-6.00	10.0	-10.0	-6.95	10.0	0.00
PSS - VCC+15U TO 16U	-100.	-1.29	100.	-100.	-1.79	100.	-100.	-10.77	100.	0.00
PSS - VCC+15U TO 14U	-100.	-108.0	100.	-100.	-52.0	100.	-100.	-410.0	100.	0.00
BIT LINEARITY ERROR - RSD	-500.0	-4.487	500.0	-500.0	-2.44	500.0	-500.0	35.11	500.0	0.00
BIT LINEARITY ERROR - B2	-500.0	-124.0	500.0	-500.0	-12.0	500.0	-500.0	500.0	500.0	0.00
BIT LINEARITY ERROR - B3	-500.0	84.3	500.0	-500.0	96.3	500.0	-500.0	94.4	500.0	0.00
BIT LINEARITY ERROR - B4	-500.0	141.0	500.0	-500.0	141.0	500.0	-500.0	139.0	500.0	0.00
BIT LINEARITY ERROR - B5	-500.0	31.64	500.0	-500.0	18.20	500.0	-500.0	16.60	500.0	0.00
BIT LINEARITY ERROR - B6	-500.0	27.98	500.0	-500.0	6.38	500.0	-500.0	6.05	500.0	0.00
BIT LINEARITY ERROR - B7	-500.0	11.88	500.0	-500.0	3.41	500.0	-500.0	3.00	500.0	0.00
BIT LINEARITY ERROR - B8	-500.0	47.20	500.0	-500.0	89.00	500.0	-500.0	126.0	500.0	0.00
BIT LINEARITY ERROR - B9	-500.0	49.44	500.0	-500.0	76.10	500.0	-500.0	119.0	500.0	0.00
BIT LINEARITY ERROR - LS0	-500.0	37.20	500.0	-500.0	56.50	500.0	-500.0	84.11	500.0	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ALL CODES)	0.00	318.0	500.0	0.00	315.0	500.0	0.00	434.0	500.0	0.00
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	455.0	500.0	0.00	455.0	500.0	0.00	422.0	500.0	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ALL CODES)	0.00	503.0	500.0	0.00	463.0	500.0	0.00	463.0	500.0	0.00
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	-500.0	-115.0	0.00	-500.0	-182.0	0.00	-500.0	-262.0	0.00	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ALL CODES)	0.00	956.0	500.0	0.00	1.02K	500.0	0.00	952.0	500.0	0.00
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	-500.0	-67.40	0.00	-500.0	-167.0	0.00	-500.0	-252.0	0.00	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ALL CODES)	0.00	928.0	0.00	0.00	944.0	0.00	0.00	952.0	0.00	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (TREF=+125)	0.00	397.0	500.0	0.00	344.0	500.0	0.00	427.0	500.0	0.00
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (TREF=+125)	0.00	456.0	500.0	0.00	455.0	500.0	0.00	463.0	500.0	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (TREF=+15U)	0.00	-83.70	500.0	0.00	-134.0	500.0	0.00	-216.0	500.0	0.00
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (TREF=+15U)	0.00	956.0	500.0	0.00	952.0	500.0	0.00	952.0	500.0	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (TREF=+15U)	0.00	214.0	500.0	0.00	264.0	500.0	0.00	358.0	500.0	0.00
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (TREF=+15U)	0.00	327.0	500.0	0.00	327.0	500.0	0.00	463.0	500.0	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (TREF=+15U)	0.00	-604.0	500.0	0.00	-500.0	500.0	0.00	-283.0	500.0	0.00
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (TREF=+15U)	0.00	-173.0	500.0	0.00	-500.0	500.0	0.00	-703.0	500.0	0.00

NOTE 1.250 (0) IN LIMITS COLUMN MEANS NO LIMIT. IT CAN BE INTERPRETED AS A DASH (-).

Table 5-5. Typical Mrf. Code B Device Data Sheet.

PARAMETER	DEVICE TYPE 7520				7520				S/N 31				1 LSD 9.775MV			
	LO-LIN	-55 DEG C	HI-LIN	LO-LIN	DATA	HI-LIN	LO-LIN	DATA	HI-LIN	25 DEG C	HI-LIN	LO-LIN	DATA	HI-LIN	25 DEG C	HI-LIN
ICC - ALL INPUTS AT 0.8V	0.00	-1.00	100.	0.00	-1.50	100.	0.00	-1.00	100.	0.00	-1.00	100.	0.00	-1.00	100.	0.00
ICC - ALL INPUTS AT 15.8V	0.00	-4.12	8	100.	0.00	704.	8	100.	0.00	748.	8	100.	0.00	748.	8	100.
ICC - ALL INPUTS AT 0.8V	0.00	20.00	2.00	0.00	0.00	170.	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
ICC - ALL INPUTS AT 2.4V	0.00	2.95	8	2.00	0.00	1.35	2.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
IREF(+)-ALL INPUTS AT 15V	500.	1	1.27	-500.	1	500.	1	1.27	2.00	500.	1	1.31	2.00	500.	1	1.31
IREF(-)-ALL INPUTS AT 15V	-2.00	-1.27	-500.	-2.00	-1.30	-500.	-2.00	-1.30	-500.	-2.00	-1.31	-500.	-2.00	-1.31	-500.	-2.00
IIL - ALL INPUTS AT 0.8V	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00
IIL - ALL INPUTS AT 15.8V	-200.	PASSED	1.00	-200.	PASSED	1.00	-200.	PASSED	1.00	-200.	PASSED	1.00	-200.	PASSED	1.00	-200.
IIH - ALL INPUTS AT 0.8V	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00
IIH - ALL INPUTS AT 2.4V	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00	PASSED	1.00	-1.00
I2S - ALL INPUTS AT 0.8V	-200.	-2.00	200.	-200.	-2.00	200.	-200.	-2.00	200.	-200.	-2.00	200.	-200.	-2.00	200.	-200.
I2S - ALL INPUTS AT 15.8V	-200.	-3.00	50.	-50.	0.00	0.00	-200.	-3.00	50.	-200.	-3.00	50.	-200.	-3.00	50.	-200.
I2S/AT - INPUTS AT 2.4V	-50.	0.00	50.	-50.	0.00	0.00	-50.	0.00	0.00	-50.	0.00	0.00	-50.	0.00	0.00	-50.
GAIN ERROR (UFS)	-100.	-37.7	100.	-100.	-37.7	100.	-100.	-37.7	100.	-100.	-32.2	100.	-100.	-30.0	-24.3	100.
GAIN ERROR (dUFS/dT)	-100.	6.87	100.	-100.	6.87	100.	-100.	6.87	100.	-100.	6.87	100.	-100.	6.87	-7.90	100.
PSS - UCC-15U TO 15U	-100.	317.	100.	-100.	317.	100.	-100.	317.	100.	-100.	155.	100.	-100.	155.	100.	100.
PSS - UCC-15U TO 14U	-100.	1.27	100.	-100.	1.27	100.	-100.	1.27	100.	-100.	-311.	100.	-100.	-385.	100.	100.
BIT LINEARITY ERROR - RSB	-500.	4.57	100.	-500.	4.57	100.	-500.	4.57	100.	-500.	6.23	100.	-500.	6.23	100.	100.
BIT LINEARITY ERROR - B2	-500.	186.	100.	-500.	186.	100.	-500.	186.	100.	-500.	189.	100.	-500.	189.	100.	100.
BIT LINEARITY ERROR - B3	-500.	-84.5	100.	-500.	-84.5	100.	-500.	-84.5	100.	-500.	-86.	100.	-500.	-86.	-94.	100.
BIT LINEARITY ERROR - B4	-500.	12.7	100.	-500.	12.7	100.	-500.	12.7	100.	-500.	2.85	100.	-500.	2.85	500.	100.
BIT LINEARITY ERROR - B5	-500.	21.3	100.	-500.	21.3	100.	-500.	21.3	100.	-500.	16.8	100.	-500.	16.8	500.	100.
BIT LINEARITY ERROR - B6	-500.	29.4	100.	-500.	29.4	100.	-500.	29.4	100.	-500.	43.9	100.	-500.	43.9	55.4	100.
BIT LINEARITY ERROR - B7	-500.	76.9	100.	-500.	76.9	100.	-500.	76.9	100.	-500.	88.4	100.	-500.	88.4	114.	100.
BIT LINEARITY ERROR - B8	-500.	-11.3	100.	-500.	-11.3	100.	-500.	-11.3	100.	-500.	-1.48	100.	-500.	-1.48	7.22	100.
BIT LINEARITY ERROR - B9	-500.	-2.36	100.	-500.	-2.36	100.	-500.	-2.36	100.	-500.	2.79	100.	-500.	2.79	5.83	100.
BIT LINEARITY ERROR - L5B	-500.	866.	100.	-500.	866.	100.	-500.	866.	100.	-500.	3.05	100.	-500.	3.05	7.51	100.
MAX(+) LINEARITY ERROR 1	0.00	265.	100.	0.00	265.	100.	0.00	265.	100.	0.00	277.	100.	0.00	277.	100.	100.
ASSOC ADDRESS (ALL CODES)	0.00	280.	100.	0.00	280.	100.	0.00	280.	100.	0.00	280.	100.	0.00	280.	100.	100.
ASSOC LINEARITY ERROR 1	0.00	256.	100.	0.00	256.	100.	0.00	256.	100.	0.00	282.	100.	0.00	282.	100.	100.
ASSOC ADDRESS (ABREU)	0.00	312.	100.	0.00	312.	100.	0.00	312.	100.	0.00	325.	100.	0.00	325.	100.	100.
MAX(-) LINEARITY ERROR 1	-500.	-91.	100.	-500.	-91.	100.	-500.	-91.	100.	-500.	-199.	100.	-500.	-199.	-228.	100.
ASSOC ADDRESS (ALL CODES)	0.00	759.	100.	0.00	759.	100.	0.00	759.	100.	0.00	743.	100.	0.00	743.	100.	100.
MAX(-) LINEARITY ERROR 1	-500.	-171.	100.	-500.	-171.	100.	-500.	-171.	100.	-500.	-199.	100.	-500.	-199.	-228.	100.
ASSOC ADDRESS (ABREU)	0.00	726.	100.	0.00	726.	100.	0.00	726.	100.	0.00	741.	100.	0.00	741.	100.	100.
MAX(+) LINEARITY ERROR 6	0.00	239.	100.	0.00	239.	100.	0.00	239.	100.	0.00	249.	100.	0.00	249.	100.	100.
ASSOC ADDRESS (UREF+16U)	0.00	776.	100.	0.00	776.	100.	0.00	776.	100.	0.00	280.	100.	0.00	280.	100.	100.
MAX(-) LINEARITY ERROR 6	-500.	-165.	100.	-500.	-165.	100.	-500.	-165.	100.	-500.	-199.	100.	-500.	-199.	-192.	100.
ASSOC ADDRESS (UREF-16U)	0.00	727.	100.	0.00	727.	100.	0.00	727.	100.	0.00	743.	100.	0.00	743.	100.	100.
MAX(+) LINEARITY ERROR 6	0.00	852.	100.	0.00	852.	100.	0.00	852.	100.	0.00	843.	100.	0.00	843.	100.	100.
ASSOC ADDRESS (UREF+1.25U)	0.00	201.	100.	0.00	201.	100.	0.00	201.	100.	0.00	280.	100.	0.00	280.	100.	100.
MAX(-) LINEARITY ERROR 6	-500.	-160.	100.	-500.	-160.	100.	-500.	-160.	100.	-500.	-195.	100.	-500.	-195.	-204.	100.
ASSOC ADDRESS (UREF+1.25U)	0.00	759.	100.	0.00	759.	100.	0.00	759.	100.	0.00	741.	100.	0.00	741.	100.	100.

NOTE: 1. ZERO (0) IN LIMITS COLUMN MEANS NO LIMIT. IT CAN BE INTERPRETED AS A DASH (-).

Table 5-6. Typical Mir. Code C Device Data Sheet.

PARAMETER	DEVICE TYPE	1218		S/N 9		1 LSD+		2.4427MV		
		LO-LIM	-55 DEG C DATA	HI-LIM	LO-LIM	25 DEG C DATA	HI-LIM	LO-LIM	+125 DEG C DATA	HI-LIM
ICC - ALL INPUTS AT 0.8V	0.00	1.69	2.00	0.00	1.25	2.00	0.00	955.0	2.00	0.00
ICC - ALL INPUTS AT 15.8V	0.00	730.0	2.00	0.00	740.0	2.00	0.00	655.0	2.00	0.00
ICC - ALL INPUTS AT 0.8V	0.00	1.76	2.00	0.00	1.20	2.00	0.00	980.0	2.00	0.00
ICC - ALL INPUTS AT 2.4V	0.00	625.0	2.00	0.00	440.0	2.00	0.00	295.0	2.00	0.00
IREF(+) - ALL INPUTS AT 15V	500.0	625.0	2.00	500.0	620.0	2.00	500.0	620.0	2.00	0.00
IREF(-) - ALL INPUTS AT 15V	-2.00	-625.0	-500.0	-2.00	-635.0	-500.0	-2.00	-610.0	-500.0	0.00
IIL - ALL INPUTS AT 0.8V	-200.	PASSED	1.00	-200.	PASSED	1.00	-200.	PASSED	1.00	0.00
IIL - ALL INPUTS AT 0.8V	-200.	PASSED	1.00	-200.	PASSED	1.00	-200.	PASSED	1.00	0.00
IIH - ALL INPUTS AT 15.8V	-200.	PASSED	1.00	-200.	PASSED	1.00	-200.	PASSED	1.00	0.00
IIH - ALL INPUTS AT 2.4V	-1.00	FAILED	1.00	-1.00	PASSED	1.00	-1.00	PASSED	1.00	0.00
I2S - ALL INPUTS AT 0.8V	-200.	-160.	200.	-200.	-160.	200.	-200.	-148K	200.	0.00
I2S - ALL INPUTS AT 2.4V	-200.	-130.	200.	-200.	-135.	200.	-200.	-195.	200.	0.00
dI2S/dV - INPUTS AT 0.8V	-50.0	-39.0	50.0	-50.0	-39.0	50.0	-50.0	-50.0	50.0	0.00
dI2S/dV - INPUTS AT 2.4V	-50.0	-62.5	50.0	-50.0	-60.0	50.0	-50.0	-60.0	50.0	0.00
GAIN ERROR (UVFS)	-100.	-90.7	100.	-100.	-97.0	100.	-100.	-100.	100.	0.00
GAIN ERROR (dUFS/dT)	-10.0	-10.32	10.0	-10.0	-9.60	10.0	-10.0	-10.0	10.0	0.00
PSS - UCC-15V TO 16V	-100.	300.0	100.	-100.	300.0	100.	-100.	-100.	100.	0.00
PSS - UCC-15V TO 14V	-100.	950.0	100.	-100.	1005.	100.	-100.	-100.	100.	0.00
BIT LINEARITY ERROR - I16B	-500.0	41.50	500.0	-500.0	50.30	500.0	-500.0	-500.0	500.0	0.00
BIT LINEARITY ERROR - B2	-500.0	88.90	500.0	-500.0	85.00	500.0	-500.0	-500.0	500.0	0.00
BIT LINEARITY ERROR - B3	-500.0	3.67	500.0	-500.0	3.00	500.0	-500.0	-500.0	500.0	0.00
BIT LINEARITY ERROR - B4	-500.0	-211.0	500.0	-500.0	-206.0	500.0	-500.0	-500.0	500.0	0.00
BIT LINEARITY ERROR - B5	-500.0	79.10	500.0	-500.0	75.30	500.0	-500.0	-500.0	500.0	0.00
BIT LINEARITY ERROR - B6	-500.0	114.00	500.0	-500.0	121.00	500.0	-500.0	-500.0	500.0	0.00
BIT LINEARITY ERROR - B7	-500.0	33.30	500.0	-500.0	33.40	500.0	-500.0	-500.0	500.0	0.00
BIT LINEARITY ERROR - B8	-500.0	-29.50	500.0	-500.0	-24.80	500.0	-500.0	-500.0	500.0	0.00
BIT LINEARITY ERROR - B9	-500.0	34.00	500.0	-500.0	13.50	500.0	-500.0	-500.0	500.0	0.00
BIT LINEARITY ERROR - B10	-500.0	33.80	500.0	-500.0	28.10	500.0	-500.0	-500.0	500.0	0.00
BIT LINEARITY ERROR - B11	-500.0	43.20	500.0	-500.0	40.40	500.0	-500.0	-500.0	500.0	0.00
BIT LINEARITY ERROR - LSB	-500.0	50.50	500.0	-500.0	43.80	500.0	-500.0	-500.0	500.0	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ALL CODES)	0.00	308.0	500.0	0.00	328.0	500.0	0.00	1.38	2	500.0
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	3.81K	0.00	0.00	3.30K	0.00	0.00	3.27K	2	500.0
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ALL CODES)	0.00	298.0	500.0	0.00	328.0	500.0	0.00	1.33	2	500.0
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	3.31K	0.00	0.00	3.30K	0.00	0.00	3.81K	0.00	500.0
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	-500.0	-284.0	0.00	-500.0	-257.0	0.00	-500.0	-264.0	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	2.84K	0.00	0.00	2.96K	0.00	0.00	-500.0	-78.30	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	-500.0	-272.0	0.00	-500.0	-254.0	0.00	0.00	792.	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	784.0	0.00	0.00	792.	0.00	0.00	0.00	0.00	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	235.0	500.0	0.00	289.0	500.0	0.00	4.01	2	500.0
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	272.0	0.00	0.00	289.0	0.00	0.00	500.0	0.00	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	-437.0	0.00	0.00	-507.0	0.00	0.00	-500.0	-3.71	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	3.82K	0.00	0.00	3.78K	0.00	0.00	0.00	0.00	0.00
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	111.0	500.0	0.00	231.0	500.0	0.00	1.99	2	500.0
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	-876.0	0.00	0.00	-516.0	0.00	0.00	0.00	2.84K	0.00
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	2.96K	0.00	0.00	2.83K	0.00	0.00	0.00	1.29K	0.00

NOTES: 1. ZERO (0) IN LIMITS COLUMN MEANS NO LIMIT. IT CAN BE INTERPRETED AS A DASH (-).

Table 5-7. Mir. Code A Data - 25°C  
 CROSS MULTIPLYING D/A CONVERTER DEVICE TYPE 7528  
 29 JAN 80 10122123 UDD • 15.0 VOLTS

	S/N 1	S/N 2	S/N 3	S/N 4	S/N 5	S/N 6	S/N 7	S/N 8	S/N 9	S/N 10
PARAMETER	10-11H									
ICC = ALL INPUTS AT 0.0U	0.00	-3.00	-2.00	-4.50	-1.00	-6.50	-500.0H	-2.00	2.00	-500.0H
ICC = ALL INPUTS AT 15.0U	0.00	500.0H	416.0H	515.0H	416.0H	472.0H	528.0H	460.0H	457.0H	428.0H
ICC = ALL INPUTS AT 0.8U	0.00	500.0H	50.0H	35.0H	20.0H	40.0H	500.0H	0.00	20.0H	2.0H
ICC = ALL INPUTS AT 2.4U	0.00	725.0H	720.0H	640.0H	675.0H	670.0H	665.0H	705.0H	635.0H	755.0H
IREF(+) - ALL INPUTS AT 15U	500.0H	940.0H	865.0H	1.00	850.0H	885.0H	1.05	825.0H	1.10	845.0H
IREF(-) - ALL INPUTS AT 15U	-2.00	-950.0H	-895.0H	-1.00	-875.0H	-905.0H	-1.00	-850.0H	-1.12	-890.0H
IIL - ALL INPUTS AT 0.0U	-1.00	PASS								
IIL - ALL INPUTS AT 0.8U	-2.00	PASS								
IIL - ALL INPUTS AT 15.0U	-1.00	PASS								
IIL - ALL INPUTS AT 2.4U	-1.00	PASS								
ID2S - ALL INPUTS AT 0.0U	-2.00	-2.50	-2.50	-2.50	-3.00	-2.50	-5.00	-3.00	-5.00	-4.50
ID2S - ALL INPUTS AT 2.4U	-2.00	-2.50	-2.50	-2.50	-2.50	-2.50	-2.50	-2.50	-2.50	-2.50
d12S/dt - INPUTS AT 0.0U	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
d12S/dt - INPUTS AT 2.4U	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
GAIN ERROR (UFS)	-100.	-11.5	17.6	15.3	-1.12	1.42	5.89	4.93	-8.22	-3.52
GAIN ERROR (dUFS/dt)	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
PSS - UCC=15U TO 16U	-100.	-1.79	-684.0H	279.0H	116.0H	-334.0H	93.0H	0.00	180.0H	-457.0H
PSS - UCC=15U TO 14U	-100.	527.0H	-1.03	1.77	1.39	-1.56	-1.03	-2.15	1.26	0.00
BIT LINEARITY ERROR - B2	-500.0H	-2.44H	372.0H	127.0H	4.83H	2.73H	116.0H	-142.0H	-176.0H	-157.0H
BIT LINEARITY ERROR - B3	-500.0H	124.0H	39.9H	80.0H	47.5H	67.5H	38.7H	47.5H	163.0H	189.0H
BIT LINEARITY ERROR - B4	-500.0H	96.3H	-73.6H	87.1H	111.0H	213.0H	110.0H	116.0H	225.0H	216.0H
BIT LINEARITY ERROR - B5	-500.0H	141.0H	72.8H	136.0H	136.0H	124.0H	175.0H	121.0H	116.0H	116.0H
BIT LINEARITY ERROR - B6	-500.0H	18.2H	-41.2H	12.0H	31.9H	48.3H	61.3H	78.1H	20.8H	34.2H
BIT LINEARITY ERROR - B7	-500.0H	-6.58H	-76.8H	-4.80H	6.72H	22.6H	6.65H	25.6H	-18.9H	-54.2H
BIT LINEARITY ERROR - B8	-500.0H	34.4H	62.7H	34.1H	31.7H	55.7H	63.0H	45.0H	106.0H	80.3H
BIT LINEARITY ERROR - B9	-500.0H	80.0H	97.2H	92.5H	76.3H	80.6H	103.0H	87.3H	113.0H	65.7H
BIT LINEARITY ERROR - B10	-500.0H	56.5H	59.7H	68.3H	55.7H	54.3H	71.2H	59.6H	112.0H	84.3H
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ALL CODES)	0.00	345.0H	574.0H	365.0H	336.0H	547.0H	498.0H	403.0H	614.0H	525.0H
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	---	455	591	583	199	207	591	103	463	207
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	334.0H	81.8H	351.0H	191.0H	537.0H	388.0H	388.0H	556.0H	525.0H
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ALL CODES)	-500.0H	-163.0H	463	591	623	239	239	239	287	287
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	---	-183.0H	-300.0H	-186.0H	-181.0H	-350.0H	-241.0H	-241.0H	-325.0H	-325.0H
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	-500.0H	-161.0H	432	952	952	784	952	952	944	944
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	---	-167.0H	-157.0H	-135.0H	-122.0H	-356.0H	-122.0H	-356.0H	-325.0H	-325.0H
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	344.0H	573.0H	392.0H	320.0H	533.0H	424.0H	394.0H	600.0H	501.0H
MAX(+) LINEARITY ERROR & ASSOC ADDR (UREF=1.0EU)	0.00	455	591	583	199	207	583	359	463	207
MAX(-) LINEARITY ERROR & ASSOC ADDR (UREF=1.0EU)	-500.0H	-134.0H	-289.0H	-107.0H	-111.0H	-300.0H	-173.0H	-231.0H	-264.0H	-264.0H
MAX(+) LINEARITY ERROR & ASSOC ADDR (UREF=1.0EU)	---	592	952	952	912	784	952	952	944	944
MAX(+) LINEARITY ERROR & ASSOC ADDR (UREF=1.0EU)	0.00	264.0H	491.0H	273.0H	299.0H	516.0H	342.0H	389.0H	504.0H	492.0H
MAX(-) LINEARITY ERROR & ASSOC ADDR (UREF=1.0EU)	-500.0H	-327	527	71	199	79	103	463	207	335
MAX(-) LINEARITY ERROR & ASSOC ADDR (UREF=1.0EU)	-204.0H	-399.0H	-154.0H	-191.0H	-415.0H	-222.0H	-222.0H	-235.0H	-272.0H	-272.0H
MAX(-) LINEARITY ERROR & ASSOC ADDR (UREF=1.0EU)	---	568	496	952	816	816	916	916	816	816

NOTE: 1. ZERO (0) IN LIMITS COLUMN MEANS NO LIMIT. IT CAN BE INTERPRETED AS A BIAS (-).

2.

REF = +1.03. EXCEPT WHERE SPECIFIED

TEMPERATURE = +25 DEGREES C

LSB = 9.775mV

Table 5-b. Mfr. Code B Data at 25°C.  
 CROSS MULTIPLYING D/A CONVERTER DEVICE "VPE 7520" UREF = +10V EXCEPT WHERE SPECIFIED  
 29 JAN 80 10:23:42 UDD = 25.0 VOLTS TEMPERATURE = +25 DEGREES C

PARAMETER	LO-LIN	S/N31	S/N32	S/N33	S/N34	S/N35	S/N36	S/N37	S/N38	S/N39	S/N40	UNITS	
ICC - ALL INPUTS AT 0.0V	0.00	-1.50	-4.50	2.00	-2.00	-2.50	-1.00	-3.50	-6.50	-1.00	-3.00	MI-LIN	
ICC - ALL INPUTS AT 15.0V	0.00	794.0	612.0	686.0	652.0	577.0	508.0	576.0	603.0	508.0	603.0	MA	
ICC - ALL INPUTS AT 0.8V	0.00	176.0	115.0	75.0	160.0	335.0	80.0	140.0	410.0	25.0	470.0	MA	
ICC - ALL INPUTS AT 2.4V	0.00	1.35	1.35	1.32	1.30	1.36	1.36	1.36	1.38	1.38	1.38	MA	
IREF(+) - ALL INPUTS AT 15V	500.0	1.27	1.24	1.27	1.20	1.23	950.0	1.04	1.22	1.08	1.29	2.00	
IREF(-) - ALL INPUTS AT 15V	-2.00	-1.30	-1.30	-1.30	-1.23	-1.23	-975.0	-1.06	-1.24	-1.10	-1.32	-500.0	
IIL - ALL INPUTS AT 0.0V	-1.00	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	MA	
IIL - ALL INPUTS AT 0.8V	-2.00	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	MA	
IIM - ALL INPUTS AT 15.0V	-1.00	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	MA	
IIM - ALL INPUTS AT 2.4V	-1.00	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS	MA	
IZS - ALL INPUTS AT 0.0V	-2.00	-3.00	-3.50	-4.50	-3.50	-3.50	-6.00	-3.00	-3.50	-3.50	-3.00	MA	
IZS - ALL INPUTS AT 2.4V	-2.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	MA	
dIZS/dT - INPUTS AT 0.0V	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	PA/OC	
dIZS/dT - INPUTS AT 2.4V	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	PA/OC	
GAIN ERROR (UFS)	-100.	-32.2	-34.0	-28.6	-37.0	-32.3	-41.7	-45.6	-28.4	-40.2	-29.4	MU	
GAIN ERROR (dUFS/dT)	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	PPM	
PSS - UOC-15V TO 16V	-100.	155.0	321.0	959.0	82.0	644.0	208.0	191.0	978.0	460.0	1.23	100.	
PSS - UCC-15V TO 14V	-100.	-311.0	723.0	390.0	-1.07	805.0	936.0	1.05	162.0	1.26	385.0	PPM	
BIT LINEARITY ERROR - MSB	500.0	6.23M	280.0	288.0	121.0	16.5M	189.0	362.0	74.5M	-227.0	263.0	LSB	
BIT LINEARITY ERROR - B2	-500.0	189.0	187.0	7.74M	246.0	322.0	280.0	136.0	318.0	27.7M	500.0	LSB	
BIT LINEARITY ERROR - B3	-500.0	-90.0	-16.7M	72.8M	-103.0	-42.4M	-32.9M	-168.0	-88.6M	-32.8M	500.0	LSB	
BIT LINEARITY ERROR - B4	-500.0	2.85M	-122.0	121.0	-32.5M	-127.2M	52.6M	-100.0	-15.5M	-62.2M	500.0	LSB	
BIT LINEARITY ERROR - B5	-500.0	16.8M	-71.9M	62.9M	-37.3M	-38.2M	37.6M	-29.8M	24.3M	-31.6M	500.0	LSB	
BIT LINEARITY ERROR - B6	-500.0	43.9M	-12.8M	116.0	5.53M	14.6M	22.6M	7.12M	52.6M	141.0	500.0	LSB	
BIT LINEARITY ERROR - B7	-500.0	88.4M	67.1M	121.0	75.2M	64.6M	77.9M	56.1M	132.0M	71.6M	500.0	LSB	
BIT LINEARITY ERROR - B8	-500.0	-1.48M	-32.9M	-26.6M	-16.1M	-27.9M	-29.9M	-27.6M	-13.6M	-23.4M	500.0	LSB	
BIT LINEARITY ERROR - B9	-500.0	2.79M	-27.2M	19.4M	-10.6M	-13.6M	-22.5M	-23.8M	399.0	12.4M	-15.3M	500.0	LSB
BIT LINEARITY ERROR - LSB	-500.0	-3.05M	-12.6M	8.93M	-6.87M	-12.1M	4.36M	-10.1M	366.0	15.6M	-17.2M	500.0	LSB
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ALL CODES)	0.00	277.0	451.0	469.0	369.0	377.0	482.0	489.0	413.0	458.0	437.0	LSB	
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	0.00	280.0	776.0	248.0	776.0	326.0	360.0	777.0	289.0	345.0	776.0	DEC	
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ALL CODES)	-500.0	-205.0	451.0	0.00	114.0	777.0	484.0	484.0	793.0	163.0	328.0	LSB	
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ABBREV)	-500.0	-199.0	-394.0	-398.0	-300.0	-284.0	-300.0	-448.0	-334.0	-334.0	-378.0	DEC	
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (UREF=+10V)	0.00	249.0	479.0	392.0	376.0	376.0	376.0	376.0	413.0	464.0	500.0	LSB	
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (UREF=+10V)	-500.0	-196.0	-384.0	-324.0	-302.0	-272.0	-360.0	-433.0	-289.0	-276.0	-376.0	DEC	
MAX(+) LINEARITY ERROR & ASSOC ADDR (UREF=+1.25V)	0.00	243.0	445.0	373.0	366.0	337.0	369.0	392.0	323.0	346.0	427.0	LSB	
MAX(-) LINEARITY ERROR & ASSOC ADDR (UREF=+1.25V)	-500.0	-185.0	-413.0	-303.0	-330.0	-312.0	-360.0	-461.0	-326.0	-348.0	-397.0	DEC	
MAX(+) LINEARITY ERROR & ASSOC ADDR (UREF=+1.25V)	0.00	241.0	517.0	247.0	759.0	247.0	759.0	759.0	931.0	931.0	247.0	LSB	

NOTE: 1. ZERO (0) IN LIMITS COLUMN MEANS NO LIMIT. IT CAN BE INTERPRETED AS A BASH (-).

Table 5-10. NFR. Code C Data at 25°C.  
CROS MULTIPLYING D/A CONVERTER  
86 NFR 81 14:57:00

		DEVICE TYPE	I <sub>2</sub> IB	U <sub>REF</sub> = 1.0V EXCEPT WHERE SPECIFIED	1 LSB = 2.44MV				
		UDD = 15.0 VOLTS	TEMPERATURE = +25 DEGREES C						
	PARAMETER	LO-LIN	S/N 4	S/N 5	S/N 7	S/N 8	S/N 9	HI-LIN	UNITS
ICC	- ALL INPUTS AT 0.0V	0.00	800.0	675.0	755.0	730.0	1.25	2.00	NA
ICC	- ALL INPUTS AT 15.0V	0.00	665.0	665.0	570.0	570.0	2.00	2.00	NA
ICC	- ALL INPUTS AT 0.8V	0.00	760.0	710.0	805.0	730.0	1.25	2.00	NA
ICC	- ALL INPUTS AT 2.4V	0.00	375.0	360.0	420.0	390.0	440.0	2.00	NA
IREF(+)-ALL INPUTS AT 15V	IREF(-)-ALL INPUTS AT 15V	500.0	660.0	620.0	645.0	620.0	620.0	2.00	NA
IIL	- ALL INPUTS AT 0.0V	-2.00	-650.0	-620.0	-655.0	-620.0	-635.0	-500.0	NA
IIL	- ALL INPUTS AT 0.8V	-2.00	-200.0	PASS	PASS	PASS	1.00	NA	NA
IIL	- ALL INPUTS AT 15.0V	-2.00	-200.0	PASS	PASS	PASS	1.00	NA	NA
IIL	- ALL INPUTS AT 2.4V	-2.00	-200.0	PASS	PASS	PASS	1.00	NA	NA
IIN	- ALL INPUTS AT 0.0V	-1.00	-1.00	FAIL	FAIL	FAIL	1.00	NA	NA
I2S	- ALL INPUTS AT 0.0V	-200.	-160.	-160.	-160.	-160.	-160.	200.	NA
I2S	- ALL INPUTS AT 2.4V	-200.	-130.	-140.	-135.	-135.	-135.	200.	NA
dI2S/dt - INPUTS AT 0.0V	dI2S/dt - INPUTS AT 2.4V	0.00	0.00	350.	21.3K	26.0K	0.00	0.00	PA/OC
GAIN ERROR (VFS)	GAIN ERROR (dVFS/dt)	-100.	-1.92	-2.14	-4.25	-2.16	-1.97	100.	NU
PSS	- UCC-15V TO 16V	-100.	-100.0	-100.0	-100.0	-100.0	-100.0	100.	PPM
PSS	- UCC-15V TO 14V	-100.	-150.0	-150.0	-150.0	-150.0	-150.0	100.	PPM
BIT LINEARITY ERROR	- MSB	-500.0	179.0	36.6K	197.0	98.3K	50.3K	500.0	LSB
BIT LINEARITY ERROR	- B3	-500.0	-500.0	-13.1K	129.0	126.3K	85.0K	500.0	LSB
BIT LINEARITY ERROR	- B2	-500.0	-48.2K	-4.84K	-14.9K	-12.1K	-29.7K	-3.00K	500.0
BIT LINEARITY ERROR	- B4	-500.0	-126.0	-127.0	-121.0	-259.0	-173.0	-206.0	LSB
BIT LINEARITY ERROR	- B5	-500.0	-3.95K	-3.95K	-18.2K	-7.70K	-6.5K	75.3K	500.0
BIT LINEARITY ERROR	- B6	-500.0	-7.59K	-2.76K	-20.6K	-8.97K	-16.9K	121.0K	500.0
BIT LINEARITY ERROR	- B7	-500.0	-27.9K	-27.9K	-91.0K	-16.9K	-33.4K	-24.8K	500.0
BIT LINEARITY ERROR	- B8	-500.0	-105.0K	-105.0K	-11.3K	-11.3K	-15.0K	-13.5K	500.0
BIT LINEARITY ERROR	- B9	-500.0	-5.99K	-3.0K	-28.1K	-22.3K	-28.1K	500.0	LSB
BIT LINEARITY ERROR	- B10	-500.0	-500.0	-33.3K	-33.3K	-42.0K	-36.0K	500.0	LSB
BIT LINEARITY ERROR	- B11	-500.0	-39.1K	-45.0K	-42.0K	-42.0K	-43.8K	500.0	LSB
BIT LINEARITY ERROR	- LS0	-500.0	-38.9K	-42.0K	-42.0K	-42.0K	-43.8K	500.0	LSB
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ALL CODES)	0.00	350.0	276.0	492.0	394.0	328.0	500.0	---	LSB
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABREU)	0.00	2099	2199	3689	3227	3303	---	---	DEC
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ALL CODES)	0.00	322.0	238.0	390.0	381.0	328.0	500.0	---	LSB
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ALL CODES)	-500.0	3225	3225	3995	3223	3293	---	---	DEC
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (ABREU)	-500.0	-369.0	-367.0	-385.0	-386.0	-257.0	0.00	---	LSB
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABREU)	0.00	1996	3945	1600	872	796	---	---	DEC
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABREU)	-500.0	-268.0	-272.0	-7.44K	-390.0	-254.0	0.00	---	DEC
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (ABREU)	0.00	3466	2668	872	792	792	---	---	DEC
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (UREF=-16V)	0.00	0.00	0.00	0.00	0.00	0.00	500.0	---	LSB
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (UREF=-16V)	-500.0	2625	360	1605	877	880	---	---	DEC
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (UREF=-16V)	-500.0	-461.0	-461.0	-631.0	-585.0	-577.0	0.00	---	LSB
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (UREF=-1.25V)	0.00	231.0	249.0	312.0	294.0	231.0	500.0	---	LSB
MAX(-) LINEARITY ERROR & ASSOC ADDRESS (UREF=-1.25V)	-500.0	-467.0	-443.0	-509.0	-507.0	-517.0	71.0	---	DEC
MAX(+) LINEARITY ERROR & ASSOC ADDRESS (UREF=-1.25V)	0.00	1982	3428	1000	2412	8132	0.00	---	LSB

NOTE: (1) ZERO (0) IN LIMITS COLUMN MEANS NO LIMIT. IT CAN BE INTERPRETED AS A DASH (-).

VALUE AT 4 FROM ALL752.LOG:752 11:31:18 03 FEB 81  
GAIN ERROR (UFS) DEVICE TYPES MIL/127-02

LIMIT





Figure 5-10. Histogram of Gain Error.

V-14

MU 0+25 DEG C  
DISPLAY  
HIGH VALUE = 17.59466 SAMPLES = 20  
TOTAL  
HIGH VALUE = 17.59466 SAMPLES = 20  
LOW VALUE = -45.64855

FOR DEVICE S/N 31 AT 25 DEG C  
VDD=+15.0 VREF=10.0  
30 JAN 81




### LINEARITY ERROR DISTRIBUTION

### 7520-10 BIT CMOS D/A CONVERTER

Figure 5-11. Linearity Error histogram.

FOR DEVICE S/N 31 AT 25 DEG C  
VDD=+15.0 V UREF=10.0 V  
02 FEB 81




LINEARITY ERROR (ALL CODES)

7520-10 BIT D/A CONVERTER

Figure 5-12. Linearity Error vs Input Code.

FOR DEVICE S/N 31 AT 25 DEG C  
VDD=+15.0 V UREF=10.0 V 02 FEB 81




V-27

**PAGE 2**  
**WORST CASE NEGATIVE BIT ERROR•**  
**-304.5MLSB • ADDRESS 280**  
**354.8MLSB • ADDRESS 743**

Figure 5-12. Linearity Error vs Input Code. (cont.)

FOR DEVICE S/N 2 AT 25 DEG C  
VDD=+15.0 VREF=+10.0  
02 FEB 81




### LINEARITY ERROR DISTRIBUTION

### 7520-10 BIT CMOS D/A CONVERTER

Figure 5-13. Linearity Histogram at VREF = + 10 V.

FOR DEVICE S/N 2 AT 25 DEG C  
UDD=+15.0 UREF=-10.0 02 FEB 81




### LINEARITY ERROR DISTRIBUTION

### 7520-10 BIT CMOS D/A CONVERTER

Figure 5-14. Linearity Histogram at  $V_{REF} = -10$  V.

FOR DEVICE S/N 2 AT 25 DEG C  
UDD=+15.0 VREF=1.25 02 FEB 81




### LINEARITY ERROR DISTRIBUTION

### 7520-10 BIT CMOS D/A CONVERTER

Figure 5-15. Linearity Histogram at  $V_{REF} = 1.25$  V.

FOR DEVICE S/N 10 AT 125 DEG C  
VDD=+15.0 V  
06 OCT 80




LINEARITY ERROR (ALL CODES)

7520-10 BIT D/A CONVERTER

Figure 5-16. Linearity Plot at  $V_{CC} = + 15$  V and  $T_A = 125^\circ C$  for  $S/N 10$ .

FOR DEVICE S/N 13 AT 125 DEG C  
VDD = +5.00 V

06 OCT 80



WORST CASE POSITIVE BIT ERROR =  
565.211020 ADDRESS 334

WORST CASE NEGATIVE BIT ERROR =  
-791.911020 ADDRESS 751

7520-10 BIT D/A CONVERTER

Figure 5-17. Linearity Plot at  $V_{CC} = +5$  V and  $T_A = 125^\circ C$  for S/N 10.

MIL-M-38510/127  
REV - ORIG.  
DATE - 1/26/81

Table I. Electrical performance characteristics. 1/

Characteristic	Symbol	Conditions:		Device Type	Limits		Units
		Vcc = + 15V, Vref = + 10V, paragraph 3.4 and Figure 7.			Min	Max	
Supply current from Vcc	Icc	All digital inputs at 0V		All	-	100	uA
		All digital inputs at Vcc		All	-	100	uA
		All digital inputs at 0.8V		All	-	2	mA
		All digital inputs at 2.4V		All	-	2	mA
Reference input current	Iref	All digital inputs Vref= 10V at Vcc		All	0.5	2	mA
		IOUT1 and IOUT2 Vref= -10V grounded		All	-2	-0.5	mA
Digital input leakage current	IIL	All digital inputs at 0V		01-05	-1.0	1.0	uA
		All digital inputs at 0.8V		06-09	-200	1.0	uA
	IIH	All digital inputs at Vcc		01-05	-1.0	1.0	uA
		All digital inputs at 2.4V		06-09	-1.0	100	uA
Zero scale current	I <sub>ZS</sub>	All digital inputs at 0.8V		All	-200	200	nA
	I <sub>ZS'</sub>	All digital inputs at 2.4V		All	-200	200	nA
Zero scale current drift	dI <sub>ZS</sub> /dT	All digital inputs at 0.8V		All	(later) pA/°C		
Full scale error	+dVFS	All digital inputs at Vcc, IOUT2 at 0V. Vref = +10V		All	-1	1	%VFS
	-dVFS	As above with Vref = -10V		All	-1	1	%VFS
Full scale error drift	dVFS/dT	Change in +dVFS from -25°C to 125°C and from 25°C to -55°C		All	-10	10	ppm VFS/°C
Power supply sensitivity at full scale from Vcc.	+PSS, -PSS	All digital inputs at Vcc; IOUT2 at 0V VCC = + 14V to +16V Measured at IOUT1 and Rf		All	-100	100	ppm VFS/V

Table I. Electrical performance characteristics. 1/ (continued)

Characteristic	Symbol	Vcc = + 15V, Vref = + 10V, paragraph 3.4 and Figure 7.	Conditions:			Device Type	Limits	Units
			Min	Max				
Linearity error (end point)	LE	Measure the following:	01	-0.2	0.2	%VFS		
	<u>2/</u>	1. All combinations of the most significant four bits with the lower order bits turned off.	02	-.05	.05	%VFS		
		2. The individual lower bits with the most significant four bits turned off.	03	-.05	.05	%VFS		
		3. The code word with the most positive combination of bits in groups 1 & 2 above.	04	-.012	.012	%VFS		
		4. The code words derived from group 3 with all lower order bits complemented one at a time.	05	-.012	.012	%VFS		
		5. The code word with the most negative combination of bits in groups 1 and 2.	06	-.05	.05	%VFS		
		6. The code words derived from group 5 with all lower order bits complemented one at a time.	07	-.05	.05	%VFS		
		7. Groups 1 through 6 with Vref = -10V.	08	-.012	.012	%VFS		
		8. Group 1 through 6 with Vref = 1.25V.	09	-.012	.012	%VFS		
		9. Group A sample - all code combinations of the digital input bits.						
Bit linearity errors (best fit)	LE (BF)	If any end point linearity tests fail, certain devices may be tested to a best fit criteria. The vendor shall specify the criteria (i.e. 3/4 or 7/8 scale adjustment) and repeat all of the linearity tests.	05	-.012	.012	%VFS	09	

Table I. Electrical performance characteristics. 1/ (continued)

Characteristic	Symbol	Conditions:		Device Type	Limits	Units
		Vcc = + 15V, Vref = + 10V, paragraph 3.4 and Figure 7.	1/		Min	Max
Major carry errors (differential linearity)	MCE	The difference between adjacent codes at all major transitions. (i.e. from 0111111 to 10000000)	01	-0.4	0.4	%VFS
			02,03	-0.1	0.1	%VFS
			06,07			
			04,05	-.025	.025	%VFS
			08,09			
Feedthrough error	FTE	Vref=20Vpp, 100kHz and all digital inputs low. TA=25°C, Group D only. See Figure 8.	01-05	-	10	mVpp
			06-09	-	25	mVpp
Output current settling time (to 1/2 LSB)	tSLH	All inputs switched simul- taneously, low to high and	All	-	1	usec
	tSHL	high to low . TA=25°C. See Figure 9. 3/	All	-	1	usec
Output capacitance	Co	All digital inputs at Vcc				
		See Figure 10. Co at IOUT1	All	-	200	pF
		TA = 25°C Co at IOUT2	All	-	75	pF
Output capacitance	Co	All digital inputs at 0V				
		See Figure 10. Co at IOUT1	All	-	75	pF
		TA = 25°C Co at IOUT2	All	-	200	pF
Noise	en	The single source of noise is the resistor network, which characteristically has Johnson or thermal noise. 4/	All	6.5	40	Kohm

Notes:

- 1/ See definitions as described in 6.5.
- 2/ Linearity is specified to be within +/- 1/2 LSB. Thus  
an 8 bit device with a 10V reference must have end point  
linearity to within 1/2 of  $(100\%VFS/2\exp{8}) = 0.195\%VFS$  or 0.2 %VFS.
- 3/ For each device type, output current settling time is the duration  
from the digital input transition until the output for a 10V analog  
input transition is within 1/2 LSB of final value.
- 4/ The R-2R resistor network has Johnson or thermal noise. Noise at  
the DUT output is related to the noise resistance value according to  
 $en = \text{SQR}(4KTRn(BW))$   
where K = Boltzmann's constant =  $1.38 \times 10^{-23}$  joules/°K  
T = Absolute temperature in °K  
Rn =  $Rf(1+Rf/Ro)$  changes with Ro and the digital code word  
BW = Bandwidth in Hertz.

MISSION  
of  
*Rome Air Development Center*

RADC plans and executes research, development, test and selected acquisition programs in support of Command, Control Communications and Intelligence (C<sup>3</sup>I) activities. Technical and engineering support within areas of technical competence is provided to ESD Program Offices (POs) and other ESD elements. The principal technical mission areas are communications, electromagnetic guidance and control, surveillance of ground and aerospace objects, intelligence data collection and handling, information system technology, ionospheric propagation, solid state sciences, microwave physics and electronic reliability, maintainability and compatibility.

